VIA C3-M Mobile Processor Datasheet Revision 1.18 September 23, 2004 VIA TECHNOLOGIES, INC. VIA C3-M Processor Datasheet This is Version 1.18 of the VIA C3-M Processor Datasheet. © 2004 VIA Technologies, Inc All Rights Reserved. VIA reserves the right to make changes in its products without notice in order to improve design or performance characteristics. This publication neither states nor implies any representations or warranties of any kind, including but not limited to any implied warranty of merchantability or fitness for a particular purpose. No license, express or implied, to any intellectual property rights is granted by this document. VIA makes no representations or warranties with respect to the accuracy or completeness of the con- tents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. VIA disclaims responsibility for any consequences resulting from the use of the information included herein. Cyrix and VIA C3 are trademarks of VIA Technologies, Inc. CentaurHauls is a trademark of Centaur Technology Corporation. AMD, AMD K6, and Athlon are trademarks of Advanced Micro Devices, Inc. Microsoft and Windows are registered trademarks of Microsoft Corporation. Intel, Pentium, Celeron, and MMX are registered trademarks of Intel Corporation. Other product names used in this publication are for identification purposes only and may be trade- marks of their respective companies. LIFE SUPPORT POLICY VIA processor products are not authorized for use as components in life support or other medical devices or systems (hereinafter life support devices) unless a specific written agreement pertaining to such intended use is executed be- tween the manufacturer and an officer of VIA. 1. Life support devices are devices which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. This policy covers any component of a life support device or system whose failure to perform can cause the failure of the life support device or system, or to affect its safety or effectiveness. 2 Datasheet September 2004 VIA C3-M Processor Datasheet Revision History Document Release Date Revision Initials 1.0 1/8/04 Initial external release CJH 1.1 2/2/04 Updated top marking EY 1.11 2/5/04 Added figure 5-4, table 5-4 JW Updated table 4-12 1.12 2/17/04 Changed description of DVIDEN in table 3-2 JW 1.13 3/25/04 Updated image on page 55 JW 1.14 6/4/04 Added 200 MHz FSB processor information JW Updated table 5-3 1.15 6/17/04 Added 200 MHz System Bus Clock tables to Electrical Specifica- JW tions. 1.16 7/13/04 Updated top markings JW 1.17 7/30/04 Updated POWERGOOD information in figure 4-5, 4-6 and table JW 3-2 Updated figure 5-2 1.18 9/23/04 Updated top marking diagrams JW Changed “Antaur-M” to “C3-M” September 2004 Datasheet 3 VIA C3-M Processor Datasheet This page is intentionally left blank. 4 Datasheet September 2004 VIA C3-M Processor Datasheet Table of Contents INTRODUCTION................................................................................................................. 7 1.1 DATASHEET OUTLINE .................................................................................................. 7 1.2 BASIC FEATURES........................................................................................................ 7 1.3 PROCESSOR VERSIONS............................................................................................... 8 1.4 COMPATIBILITY........................................................................................................... 9 PROGRAMMING INTERFACE......................................................................................... 11 2.1 GENERAL................................................................................................................. 11 2.2 ADDITIONAL FUNCTIONS............................................................................................ 12 2.3 MACHINE-SPECIFIC FUNCTIONS.................................................................................. 13 2.4 OMITTED FUNCTIONS ................................................................................................ 19 HARDWARE INTERFACE................................................................................................ 21 3.1 BUS INTERFACE........................................................................................................ 21 3.2 BALL DESCRIPTION ................................................................................................... 23 3.3 POWER MANAGEMENT............................................................................................... 26 3.4 POWERSAVER......................................................................................................... 27 3.5 TEST & DEBUG......................................................................................................... 27 ELECTRICAL SPECIFICATIONS..................................................................................... 29 4.1 AC TIMING TABLES.................................................................................................... 29 4.2 DC SPECIFICATIONS.................................................................................................. 40 MECHANICAL SPECIFICATIONS ................................................................................... 45 5.1 EBGA PACKAGE...................................................................................................... 45 THERMAL SPECIFICATIONS.......................................................................................... 61 6.1 INTRODUCTION......................................................................................................... 61 6.2 TYPICAL ENVIRONMENTS........................................................................................... 61 6.3 MEASURING T ......................................................................................................... 61 C 6.4 MEASURING T ......................................................................................................... 62 J 6.5 ESTIMATING T ......................................................................................................... 62 C MACHINE SPECIFIC REGISTERS .................................................................................. 63 7.1 GENERAL................................................................................................................. 63 7.2 CATEGORY 1 MSRS .................................................................................................. 65 7.3 CATEGORY 2 MSRS .................................................................................................. 68 September 2004 Datasheet 5 VIA C3-M Processor Datasheet List of Figures Figure 3-1: Power Management State Diagram .............................................................................................. 26 Figure 4-1. BCLK Generic Clock Timing Waveform ........................................................................................ 34 Figure 4-2. Valid Delay Timings....................................................................................................................... 34 Figure 4-3. Setup and Hold Timings ................................................................................................................ 35 Figure 4-4. Cold/Warm Reset and Configuration Timings............................................................................... 35 Figure 4-5. Power-on Sequence and Reset Timings....................................................................................... 36 Figure 4-6. Power Down Sequencing and Timings (VCC Leading) ................................................................ 37 Figure 4-7. Power Down Sequencing and Timings (VTT Leading) ................................................................. 38 Figure 4-8. Stop Grant /Sleep Timing (BCLK Stopping Method).....................................................................39 Figure 4-9. Stop Grant/Sleep Timing (SLP# Assertion Method)...................................................................... 39 Figure 5-1 EBGA Ballout (Bottom View).......................................................................................................... 46 Figure 5-2. EBGA Dimensions......................................................................................................................... 57 Figure 5-3. C3-M Top Marking Diagram .......................................................................................................... 58 Figure 5-4. C3-M LV Top Marking Diagram..................................................................................................... 59 List of Tables Table 2-1. CPUID Return Values (EAX = 0).................................................................................................... 13 Table 2-2. CPUID Feature Flag Values (EAX = 1) .......................................................................................... 14 Table 2-3. Extended CPUID Functions............................................................................................................ 15 Table 2-4. L1 Cache & TLB Configuration Encoding....................................................................................... 16 Table 2-5. L2 Cache Configuration Encoding.................................................................................................. 16 Table 2-6. Centaur Extended CPUID Instruction Functions............................................................................ 17 Table 2-7. Centaur Extended CPUID Feature Flag Values............................................................................. 17 Table 2-8. CR4 Bits.......................................................................................................................................... 18 Table 3-1. Core Voltage Settings..................................................................................................................... 22 Table 3-2. Ball Descriptions ............................................................................................................................. 23 Table 3-3. Clock Ratio ..................................................................................................................................... 25 1 Table 4-1. System Bus Clock AC Specifications (133 MHz) .......................................................................... 29 1 Table 4-2. System Bus Clock AC Specifications (100 MHz) .......................................................................... 30 1,8 Table 4-3. Bus Signal Groups AC Specifications ......................................................................................... 30 Table 4-4. System Bus Clock AC Specifications (200 MHz) ........................................................................... 31 Table 4-5. Bus Signal Groups AC Specifications (200 MHz) .......................................................................... 31 1, 2 Table 4-6. CMOS and Open-drain Signal GROUPS AC Specifications ...................................................... 32 Table 4-7. Reset Configuration AC Specifications and Power On/Power Down Timings............................... 32 1 Table 4-8. APIC Bus Signal AC Specifications ............................................................................................... 33 1, 3, 4 Table 4-9. StopGrant/Deep Sleep AC Specifications ................................................................................ 33 Table 4-10. Recommended Operating Conditions .......................................................................................... 40 Table 4-11. Maximum Ratings ......................................................................................................................... 41 Table 4-12. DC Characteristics........................................................................................................................ 42 Table 4-13. CMOS DC Characteristics............................................................................................................ 42 Table 4-14. Thermal Design Power Information............................................................................................. 43 Table 4-15. VTT-I/O Power Consumption ....................................................................................................... 44 Table 5-1. Signal Listing in Order by Signal Name.......................................................................................... 47 Table 5-2. Signal Listing in Order by Ball Number........................................................................................... 52 Table 5-3. C3-M Top Marking Specifications................................................................................................... 58 Table 5-4. C3-M LV Top Marking Specifications ............................................................................................. 59 Table 7-1. Category 1 MSRs .......................................................................................................................... 63 Table 7-2. Category 2 MSRs ........................................................................................................................... 65 Table 7-3. Bus Clock Frequency Ratio ............................................................................................................ 66 Table 7-4. FCR Bit Assignments...................................................................................................................... 69 6 Datasheet September 2004 VIA C3-M Processor Datasheet SECTION INTRODUCTION The VIA C3-M processor is based on a unique internal architecture and is manufactured using an ad- vanced 0.13µ CMOS technology. This architecture and process technology provide a highly compatible, high-performance, low-cost, and low-power consumption solution for mobile computing markets. The VIA C3-M processor is available at several operating frequencies. When considered individually, the compatibility, function, performance, cost, and power dissipation of the VIA C3-M processor family are all very competitive. When considered as a whole, the VIA C3-M processor family offers a breakthrough level of value. 1.1 DATASHEET OUTLINE The intent of this datasheet is to make it easy for a direct user—a board designer, a system designer, or a BIOS developer—to use the VIA C3-M processor. Section 1 of the datasheet summarizes the key features of the VIA C3-M processor. Section 2. specifies the primary programming interface Section 3. does the same for the bus interface. Sections 4, 5, and 6 specify the classical datasheet topics of AC timings, ballouts, and mechanical specifications. Section 7 documents the VIA C3-M processor machine specific registers (MSRs). 1.2 BASIC FEATURES With its very low power dissipation, the VIA C3-M processor is ideally suited for mobile applications. All versions share the following common features (except as noted): � World’s fasted AES encryption using the Advanced Cryptography Engine (ACE) � PowerSaver provides multiple CPU performance states for enhanced battery life � Software-compatible with thousands of x86 software applications available September 2004 Datasheet 7 VIA C3-M Processor Datasheet � MMX-compatible instructions � SSE-compatible instructions � Two large (64-KB each, 2-way) Level 1 caches � 64-KB Level 2 victim cache (16-way) � Two large TLBs (128 entries each, 8-way) � Branch Target Address Cache with 1k entries each identifying 2 branches � Unique and sophisticated branch prediction mechanisms � Bus speeds up to 200 MHz � Extremely low power dissipation 2 � Very small die-47 mm in TSMC 0.13µ technology � Enhance Ball Grid Array Package (368 balls) 1.3 PROCESSOR VERSIONS Typically, there are five specification parameters that characterize different versions of a processor family: package, voltage, maximum case temperature, external bus speed, and internal MHz. The VIA C3-M processor family is delivered in an EBGA package. The initial processor core voltage is defined by VID pins. After powerup, PowerSaver can dynamically adjust the processor core voltage. The internal operating frequency (MHz) of a particular VIA C3-M processor is defined by two parameters: the specified external bus speed and the internal bus-clock multiplier. VIA C3-M processors operate the bus at 200 MHz or lower. The bus-clock multiplier is also initially configured by motherboard strapping options. PowerSaver al- lows the dynamic adjustment of the processor’s operating frequency. Several different clock-multiplier versions are currently offered. � The VIA C3-M processor is initially available at these speed grades: • 1.40 GHz (7.0 x 200-MHz bus) • 1.40 GHz (10.5 x 133-MHz bus) • 1.30 GHz (6.5 x 200-MHz bus) • 1.33 GHz (10.0 x 133-MHz bus) • 1.20 GHz (6.0 x 200-MHz bus) • 1.20 GHz (9.0 x 133-MHz bus) • 1.13 GHz (8.5 x 133-MHz bus) • 1.00 GHz (7.5 x 133-MHz bus) • LV 1.00 GHz (7.5x133-MHz bus) � Future versions of the VIA C3-M processor may provide other speed grades, bus speed combina- tions and different core voltages. More information on these topics is included in Sections 4, 5, and 6 of this datasheet. 8 Datasheet September 2004 VIA C3-M Processor Datasheet 1.4 COMPATIBILITY A VIA C3-M processor has a unique footprint. Experienced system designers will find the bus protocol and electrical characteristics familiar to prior Eden processors. Currently, BIOS support for the VIA C3- M processor is available from Award, AMI, Phoenix, and Insyde. The VIA C3-M processor integrates termination of bus signals. Physical and bus compatibility is covered in more detail in Section 4 of this datasheet. The VIA C3-M processor supports SSE instructions for better video, audio, and faster 3D graphics. Other software functions are provided and are identified to software with the CPUID instruction. The VIA C3- M processor carefully follows the protocol for defining the availability of these optional features. Both the additional and omitted optional features are covered in more detail in Section 2 of this datasheet. To verify compatibility of the VIA C3-M processor with real PC applications and hardware, VIA has per- formed extensive testing of boards and peripherals, thousands of software applications, and over forty operating systems. September 2004 Datasheet 9 VIA C3-M Processor Datasheet This page is intentionally left blank. 10 Datasheet September 2004 VIA C3-M Processor Datasheet SECTION PROGRAMMING INTERFACE 2.1 GENERAL The VIA C3-M processor’s functions include: � All basic x86 instructions, registers, and functions � All floating-point (numeric processor) instructions, registers and functions � All basic operating modes: real mode, protect mode, virtual-8086 mode � System Management Interrupt (SMI) and the associated System Management Mode (SMM) � All interrupt and exception functions � All debug functions (including the new I/O breakpoint function) � All input/output functions � All tasking functions (TSS, task switch, etc.) � Processor initialization behavior � Page Global Enable feature � MMX instructions � SSE instructions � PAT (Page Attribute Table) � VME (Virtual Mode Enhancements) � SYSENTER/SYSEXIT functions However, there are some software differences between the VIA C3-M processor and the Intel Celeron proc- essor. These differences fall into three groups: September 2004 Datasheet 11 VIA C3-M Processor Datasheet � Implementation-specific differences. Examples are cache and TLB testing features, and perform- ance monitoring features that expose the internal implementation features. These types of functions are incompatible among all different x86 implementations. � Omitted functions. Some Intel Celeron processor functions are not provided on the VIA C3-M processor because they are not used or are not needed in the targeted PC systems. Examples are some specific bus functions such as functional redundancy checking and performance monitoring. Other examples are architectural extensions such as support for Physical Address Extensions, and JTAG boundary scan. These types of differences are similar to those among various versions of the processors. The CPUID instruction is used by system software to determine whether these features are supported. � Low-level behavioral differences. A few low-level VIA C3-M processor functions are different from Intel Celeron because the results are (1) documented in the documentation as undefined, and (2) known to be different for different x86 implementations. That is, compatibility with the Intel Celeron processor for these functions is clearly not needed for software compatibility (or they would not be different across different implementations). This chapter summarizes the first three types of differences: additional functions, implementation-specific functions, and omitted functions. Section 7 contains more details on machine-specific functions. 2.2 ADDITIONAL FUNCTIONS The VIA C3-M processor includes a suite of security technologies called Padlock. One Padlock feature is called the Advanced Cryptography Engine (ACE) and provides a high performance implementation of the Advanced Encryption Standard (AES), as specified by the US Government. VIA C3-M processors also extend Padlock by including two separate Random Number Generators. Advanced Cryptography Engine: ACE Padlock's Advanced Cryptography Engine provides the world’s fastest AES encryption implementation. Wherever AES software encryption implementations are used today, it can be optimized for ACE with minimal effort. World class AES performance is a user-level instruction away as only one opcode handles encrypt and decrypt functions. See the Padlock ACE programming guide for further details. Random Number Generator: RNG VIA C3-M processors incorporate two random number generators on the processors die for a fast source of entropy. See the Padlock RNG programming guide for further details. 12 Datasheet September 2004 VIA C3-M Processor Datasheet 2.3 MACHINE-SPECIFIC FUNCTIONS 2.3.1 GENERAL All x86 processor implementations provide a variety of machine-specific functions. Examples are cache and TLB testing features and performance monitoring features that expose the internal implementation features. This section describes the VIA C3-M processor machine-specific functions that are most likely used by software, and compares them to related processors where applicable. Section 7 describes the these ma- chine-specific registers (MSRs). This section covers those features of Intel Pentium-compatible processors that are used to commonly identify and control processor features. All Pentium-compatible processors have the same mechanisms, but the bit-specific data values often differ. 2.3.2 STANDARD CPUID INSTRUCTION FUNCTIONS The CPUID instruction is available on all contemporary x86 processors. The CPUID instruction has two standard functions requested via the EAX register. The first function returns a vendor identification string in registers EBX, ECX, and EDX. The second CPUID function returns an assortment of bits in EAX and EDX that identify the chip version and describe the specific features available. See the following table. Table 2-1. CPUID Return Values (EAX = 0) EAX TITLE OUTPUT 0 Largest Function Input Value EAX=1 EBX,ECX,EDX=”CentaurHauls” 1 Processor Signature and Feature Flags EAX[3:0]=Stepping ID EAX[7:4]=Model ID EAX[11:8]=Model ID EAX[13:12]=Type ID EBX,ECX=Reserved EDX=Feature Flags (see Table 2-2) The specific feature flag details in EDX when EAX == 1 are listed in Table 2-2. September 2004 Datasheet 13 VIA C3-M Processor Datasheet Table 2-2. CPUID Feature Flag Values (EAX = 1) EDX BITS – MEANING VIA C3-M NOTES 0 – FPU present 1 1 - Virtual Mode Extension 1 2 - Debugging Extensions 1 3 - Page Size Extensions (4MB) 1 4 – Time Stamp Counter (TSC) supported 1 5 - Model Specific Registers present 1 6 - Physical Address Extension 0 7 - Machine Check Exception 0 8 - CMPXCHG8B instruction 1 1 9 – APIC supported 1 10- Reserved 11- Fast System Call 1 12- Memory Range Registers 1 13 - PTE Global Bit supported 1/0 2 14- Machine Check Architecture supported 0 15- Conditional Move supported 1 16- Page Attribute Table 1 17- 36-bit Page Size Extension 0 18- Processor serial number 0 22:19 - Reserved 23- MMX supported 1 24- FXSR 1 25- Streaming SIMD Extension supported 1 31:26 - Reserved Notes On CPUID Feature Flags: General: an “x/y” entry means that the default setting of this bit is x but the bit (and the underlying func- tion) can be set to y using the FCR MSR. 1. The CMPXCHG8B instruction is provided and always enabled, however, it can be disabled in the correspond- ing CPUID function bit 8 to avoid a bug in an early version of Windows NT. However, this default can be changed via bit 1 in the FCR MSR. 2. The VIA C3-M processor’s support for Page Global Enable can be enabled or disabled by a bit in the FCR. The CPUID bit reports the current setting of this enable control. 2.3.3 EXTENDED CPUID INSTRUCTION FUNCTIONS The VIA C3-M processor supports extended CPUID functions. These functions provide additional infor- mation about the VIA C3-M processor. Extended CPUID functions are requested by executing CPUID with EAX set to any value in the range 0x80000000 through 0x80000006. 14 Datasheet September 2004 VIA C3-M Processor Datasheet The following table summarizes the extended CPUID functions. Table 2-3. Extended CPUID Functions EAX TITLE OUTPUT 80000000 Largest Extended Function EAX=80000006 Input Value EBX,ECX,EDX=Reserved 80000001 Processor Signature and Fea- EAX=Processor Signature ture Flags EBX,ECX=Reserved EDX=Extended Feature Flags 80000002 Processor Name String EAX,EBX,ECX,EDX 80000003 Processor Name String EAX,EBX,ECX,EDX 80000004 Processor Name String EAX,EBX,ECX,EDX 80000005 TLB and L1 Cache Information EAX = Reserved EBX = TLB Information ECX = L1 Data Cache Information EDX = L1 Instruction Cache Information 80000006 L2 Cache Information EAX, EBX, EDX = Reserved ECX = L2 Cache Information Largest Extended Function Input Value (EAX==0x80000000) Returns 0x80000006 in EAX, the largest extended function input value. Processor Signature and Feature Flags (EAX==0x80000001) Returns processor version information in EAX. Processor Name String (EAX==0x80000002–0x80000004) Returns the name of the processor, suitable for BIOS to display on the screen (ASCII). The string can be up to 48 characters in length. If the string is shorter, the rightmost characters are padded with zero. The leftmost characters go in EAX, then EBX, ECX, and EDX. The leftmost character goes in least signifi- cant byte (little endian). For example, the string “VIA Nehemiah” would be returned by extended function EAX=0x80000002 as follows: EAX = 0x20414956 EBX = 0x6568654E ECX = 0x6861696D EDX = 0x00000000 Since the string is less than 17 bytes, the extended functions EAX=0x80000003 and EAX=0x80000004 return zero in EAX, EBX, ECX, and EDX. L1 Cache Information (EAX == 0x80000005) Returns information about the implementation of the TLBs and caches: September 2004 Datasheet 15 VIA C3-M Processor Datasheet Table 2-4. L1 Cache & TLB Configuration Encoding REGISTER DESCRIPTION VALUE EAX Reserved EBX TLB Information EBX[31:24] D-TLB associativity 8 EBX[23:16] D-TLB # entries 128 EBX[15: 8] I-TLB associativity 8 EBX[ 7: 0] I-TLB # entries 128 ECX L1 Data Cache Information ECX[31:24] Size (Kbytes) 64 ECX[23:16] Associativity 2 ECX[15: 8] Lines per Tag 1 ECX[ 7: 0] Line Size (bytes) 32 EDX L1 Instruction Cache Information EDX[31:24] Size (Kbytes) 64 EDX[23:16] Associativity 2 EDX[15: 8] Lines per Tag 1 EDX[ 7: 0] Line Size (bytes) 32 Notes On CPUID L1 Cache Associativity: Stepping 8 has an erratum that will inadvertently report 4-way L1 caches instead of the proper 2-way L1 caches. The erratum is fixed in future steppings. L2 Cache Information (EAX == 0x80000006) Returns information about the implementation of the L2 cache: Table 2-5. L2 Cache Configuration Encoding REGISTER DESCRIPTION VALUE EAX, EBX, EDX Reserved ECX L2 Data Cache Information ECX[31:16] Size (Kbytes) 64 ECX[15:12] Associativity 16 ECX[11: 8] Lines per Tag 1 ECX[ 7: 0] Line Size (bytes) 32 2.3.4 CENTAUR EXTENDED CPUID INSTRUCTION FUNCTIONS The VIA C3-M processor supports special CPUID functions. These functions provide additional informa- tion about the VIA C3-M processor. Centaur CPUID functions are requested by executing CPUID with EAX set to 0xC0000000 or 0xC0000001. 16 Datasheet September 2004 VIA C3-M Processor Datasheet Table 2-6. Centaur Extended CPUID Instruction Functions EAX INPUT TITLE OUTPUT 0xC0000000 Largest Centaur Extended Function Input Value EAX=0xC0000001 EDX=Centaur Extended Feature Flags 0xC0000001 Centaur Extended Feature Flags EAX,EBX,ECX=Reserved Table 2-7. Centaur Extended CPUID Feature Flag Values EDX BIT VALUE EDX[0]=0 Alternate Instruction Set (AIS) not supported 0 EDX[0]=1 Alternate Instruction Set (AIS) supported EDX[1]=0 AIS Disabled 1 EDX[1]=1 AIS Enabled EDX[2]=0 Random Number Generator (RNG) Present 2 EDX[2]=1 Random Number Generator (RNG) Not Present EDX[3]=0 RNG Disabled 3 EDX[3]=1 RNG Enabled EDX[4]=0 Longhaul MSR 0x110A not available 4 EDX[4]=1 Longhaul MSR 0x110A available 5 Reserved EDX[6]=0 Advanced Cryptography Engine (ACE) Present 6 EDX[6]=1 Advanced Cryptography Engine (ACE) Not Present EDX[6]=0 ACE Disabled 7 EDX[6]=1 ACE Enabled 31:8 Reserved 2.3.5 PROCESSOR IDENTIFICATION The VIA C3-M processor provides several machine-specific features. These features are identified by the standard CPUID function EAX=1. Other machine-specific features are controlled by MSRs. Some of these features are not backward-compatible with the predecessors in the VIA processor family. System software must not assume that all future processors in the VIA processor family will implement all of the same machine-specific features, or even that these features will be implemented in a backward- compatible manner. In order to determine if the processor supports particular machine-specific features, system software should follow the following procedure. Identify the processor as a member of the VIA processor family by checking for a Vendor Identification String of “CentaurHauls” using CPUID with EAX=0. Once this has been verified, system software must determine the processor version in order to properly configure the machine-specific registers. September 2004 Datasheet 17 VIA C3-M Processor Datasheet In general system software can determine the processor version by comparing the Family and Model Identification fields returned by the CPUID standard, extended, or Centaur extended functions. If the processor version is not recognized then system software must not attempt to activate any machine- specific feature. 2.3.6 EDX VALUE AFTER RESET. After reset the EDX register holds a component identification number as follows: 31:14 13:12 11:8 7:4 3:0 EDX Reserved Type ID Family ID Model ID Stepping ID 18 2 4 4 4 The specific values for the VIA C3-M processor are listed here: PROCESSOR TYPE ID FAMILY ID MODEL ID STEPPING ID VIA C3-M 0 6 9 Begins at 8 2.3.7 CONTROL REGISTER 4 (CR4) Control register 4 (CR4) controls some of the advanced features of the Celeron processor. The VIA C3- M processor provides a CR4 with the following specifics: Table 2-8. CR4 Bits CELERON CELERON CR4 BITS - MEANING VIA C3-M NOTES MODEL 6 MODEL 8 0: VME: Enables VME feature 0/1 0/1 0/1 1: PVI: Enables PVI feature 0/1 0/1 0/1 2: TSD: Makes RDTSC inst privileged 0/1 0/1 0/1 3: DE: Enables I/O breakpoints 0/1 0/1 0/1 4: PSE: Enables 4-MB pages 0/1 0/1 0/1 5: PAE: Enables address extensions r r r 6: MCE: Enables machine check exception 0/1 0/1 0/1 1 7: PGE: Enables global page feature 0/1 0/1 0/1 8: PCE: Enables RDPMC for all levels 0/1 0/1 0/1 9: OSFXSR: Enables FXSAVE//FXRSTOR Support 0/1 r 0/1 10: OSXMMEXCPT: O/S Unmasked Exception Support 0/1 r 0/1 31:11 – reserved r r r Notes On CR4 General: a “0/1” means that the default setting of this bit is 0 but the bit can be set to (1). A “0” means that the bit is always 0; it cannot be set. An “r” means that this bit is reserved. It appears as a 0 when read, and a GP exception is signaled if an attempt is made to write a 1 to this bit. 1. The VIA C3-M processor Machine Check has different specifics than the Machine Check function of compati- ble processors. 18 Datasheet September 2004 VIA C3-M Processor Datasheet 2.3.8 MACHINE-SPECIFIC REGISTERS The VIA C3-M processor implements the concept of Machine Specific Registers (MSRs). RDMSR and WRMSR instructions are provided and the CPUID instruction identifies that the processor supports MSRs. In general, the MSRs have no usefulness to application or operating system software and are not used. (This is to be expected since the MSRs are different on each processor.) Section 7 contains a detailed de- scription of the VIA C3-M processor’s MSRs. 2.4 OMITTED FUNCTIONS This section summarizes those functions that are not in the VIA C3-M processor. A bit in the CPUID fea- ture flags indicates whether these feature are present or not. Physical Address Extensions: PAE This function is omitted since the target market for the VIA C3-M processor are mobile markets. These systems do not use 2 MB paging and have greater than 4 GB of system memory. Page Size Extensions: PSE-36 This function is omitted since the target operating systems for the VIA C3-M do not require greater than 4 GB of system memory. Other Functions Model specific registers pertaining to Machine Check, and Debug, Performance Monitoring, and Trace features are not supported. September 2004 Datasheet 19 VIA C3-M Processor Datasheet This page is intentionally left blank. 20 Datasheet September 2004 VIA C3-M Processor Datasheet SECTION HARDWARE INTERFACE 3.1 BUS INTERFACE The VIA C3-M processor bus interface is electrically similar to other VIA processors. The majority of the balls within the bus interface are involved with the physical memory and I/O interface. The remaining balls are power and ground pins, test and debug support balls, and various ancillary con- trol functions. The balls and associated functions are listed and described in this section. Bus-to-Core Frequency Ratio Control The VIA C3-M processor supports both fixed and software control of the bus-to-core frequency ratio. At reset, the fixed ratio is used from motherboard strapping options (BR[4:0] signals). Although unsupported on non-PowerSaver processors, this ratio may be adjusted via software using the PowerSaver extensions (documented separately). This adjustment lasts until the next reset. Bus Frequency Selection The VIA C3-M processor bus frequency is provided by the motherboard through motherboard strapping options. The VIA C3-M processor is designed to operate at bus frequencies of 66, 100, 133, or 200 MHz. 3.1.1 CLARIFICATIONS Power Supply Voltage The voltage provided to the processor core is accomplished through VID pins. The VIA C3-M processor expects a voltage mapping corresponding to a mobile VRM like the Maxim 1718. Table 3-1 indicates the voltage range. September 2004 Datasheet 21 VIA C3-M Processor Datasheet Table 3-1. Core Voltage Settings VID[4:0] V VID[4:0] V VID[4:0] V VID[4:0] V CC CC CC CC 00000 1.750 01000 1.350 10000 0.975 11000 0.775 00001 1.700 01001 1.300 10001 0.950 11001 0.750 00010 1.650 01010 1.250 10010 0.925 11010 0.725 00011 1.600 01011 1.200 10011 0.900 11011 0.700 00100 1.550 01100 1.150 10100 0.875 11100 0.675 00101 1.500 01101 1.100 10101 0.850 11101 0.650 00110 1.450 01110 1.050 10110 0.825 11110 0.625 00111 1.400 01111 1.000 10111 0.800 11111 0.600 RESET# The VIA C3-M processor is reset by the assertion of the RESET# pin. Thermal Monitoring An on-die thermal diode supports thermal monitoring via the THERMDN and THERMDP pins. Advanced Peripheral Interrupt Controller (APIC) The APIC is supported by the VIA C3-M processor. Even if the APIC functionality is not desired, the PICCLK, PICD0, and PICD1 balls must be connected. 3.1.2 OMISSIONS Breakpoint and Performance Monitoring Signals The VIA C3-M processor internally supports instruction and data breakpoints. However, the processor does not support the external indication of breakpoint matches. Similarly, the VIA C3-M processor con- tains performance monitoring hooks internally, but it does not support the indication of performance monitoring events. Error Checking The VIA C3-M processor does not support error checking. There are no BERR#, BINIT#, AERR#, AP#[1:0], DEP#[7:0], IERR#, RP#, and RSP# balls. 22 Datasheet September 2004 VIA C3-M Processor Datasheet 3.2 BALL DESCRIPTION Table 3-2. Ball Descriptions Ball Name Description I/O Clock A[31:3]# The address Bus provides addresses for physical memory and external I/O devices. I/O BCLK During cache inquiry cycles, A31#-A3# are used as inputs to perform snoop cycles. A20M# A20 Mask causes the CPU to make (force to 0) the A20 address bit when driving the I(1.5V) ASYNC external address bus or performing an internal cache access. A20M# is provided to emulate the 1 MByte address wrap-around that occurs on the 8086. Snoop addressing is not affected. ADS# Address Strobe begins a memory/I/O cycle and indicates the address bus (A31#-A3#) I/O BCLK and transaction request signals (REQ#) are valid. APICEN APICEN is a hardware strapping option that enables the APIC functionality when con- I None nected to ground. Otherwise the APIC is disabled. BCLK Bus Clock provides the fundamental timing for the VIA C3-M CPU. The frequency of the I(2.5V) -- VIA C3-M CPU input clock determines the operating frequency of the CPU’s bus. BCLKB For single ended clocking, external timing is referenced to the rising edge of BCLK.. For differential clocking, external timing is referenced to the crossing point of the rising edge of BCLK and the falling edge of BCLKB BNR# Block Next Request signals a bus stall by a bus agent unable to accept new transac- I/O BCLK tions. BPRI# Priority Agent Bus Request arbitrates for ownership of the system bus. I BCLK BR[4:0] Hardware strapping options for setting the processors internal clock multiplier. VIA C3- I M processors do not have their clock multiplier set to a factory default value. Use jumpers or populate 0Ω resistors to select the rated multiplier. The BR[4:0] balls should be wired to VSS for a value of “0” or wired to OPEN for setting of “1.” See Table 3-3 for ratio values. BREQ[1:0]# BREQ[1:0]# signals request access to the system bus. I/O None CFUSE1 Reserved. -- None D[63:0]# Data Bus signals are bi-directional signals which provide the data path between the VIA I/O BCLK C3-M CPU and external memory and I/O devices. The data bus must assert DRDY# to indicate valid data transfer. DBSY# Data Bus Busy is asserted by the data bus driver to indicate data bus is in use. I/O BCLK DEFER# Defer is asserted by target agent (e.g., north bridge) and indicates the transaction can- I BCLK not be guaranteed as an in-order completion. DRDY# Data Ready is asserted by data driver to indicate that a valid signal is on the data bus. I/O BCLK DVIDEN NC Enable C3-M Power Saver function I Vss Disable C3-M Power Saver function FERR# FPU Error Status indicates an unmasked floating-point error has occurred. FERR# is O(1.5V) ASYNC asserted during execution of the FPU instruction that caused the error. FLUSH# Flush Internal Caches writing back all data in the modified state. I(1.5V) ASYNC HIT# Snoop Hit indicates that the current cache inquiry address has been found in the cache I/O BCLK (exclusive or shared states). HITM# Snoop Hit Modified indicates that the current cache inquiry address has been found in I/O BCLK the cache and dirty data exists in the cache line (modified state). IGNNE# Ignore Numeric Error forces the VIA C3-M CPU to ignore any pending unmasked FPU I(1.5V) ASYNC errors and allows continued execution of floating point instructions. September 2004 Datasheet 23 VIA C3-M Processor Datasheet Ball Name Description I/O Clock IERR# This signal is used for debugging purposes. It should be routed to a test point on the O(1.5V) ASYNC system board. INIT# Initialization resets integer registers and does not affect internal cache or floating point I(1.5V) ASYNC registers. INTR Indicates external interrupt. Becomes LINT0 when using the APIC. I(1.5V) ASYNC LOCK# Lock Status is used by the CPU to signal to the target that the operation is atomic. I/O BCLK NCHCTRL I ASYNC Control integrated I/O pull-ups. Connect this signal to VTT with a 14Ω resistor. NMI Indicates Non-Maskable Interrupt. Becomes LINT1 when using the APIC I(1.5V) ASYNC PICCLK APIC clock for operation with the system I/O APIC I APIC PICD[1:0] Bi-directional serial pins for communicating APIC messages to the system I/0 APIC PLL[2:1] Decoupled inputs for the processor’s internal PLL. I (Vcc) ASYNC PWRGD Indicates that the processor’s VCC is stable. I (1.5V) ASYNC REQ[4:0]# Request Command is asserted by bus driver to define current transaction type. I/O BCLK RESET# Resets the processor and invalidates internal cache without writing back. I BCLK RS[2:0]# Response Status signals the completion status of the current transaction when the I BCLK CPU is the response agent. RTTCTRL Control the output impedance on the on-die termination resistance. Connect this signal I ASYNC to VSS with a 56Ω resistor if relying upon on-die termination. Connect this signal to VSS with a 110Ω resistor if relying upon board termination. SLP# Sleep, when asserted in the stop grant state, causes the CPU to enter the sleep state. I(1.5V) ASYNC SMI# System Management (SMM) Interrupt forces the processor to save the CPU state to I(1.5V) ASYNC the top of SMM memory and to begin execution of the SMI services routine at the be- ginning of the defined SMM memory space. An SMI is a high-priority interrupt than NMI. STPCLK# Stop Clock causes the CPU to enter the stop grant state. I(1.5V) ASYNC THERMDN The anode/cathode pair of an on-chip thermal diode for measuring the processor core O None temperature. THERMDP TRDY# Target Ready indicates that the target is ready to receive a write or write-back transfer I BCLK from the CPU. V Core voltage power supply. - CC VID[4:0] The Voltage Identification signals indicate the core voltage required from system board O(1.5V) ASYNC VRM. V Reference voltage for the processor bus and CMOS signals. Note VREF7 should be - REF[7:0] isolated from other VREF’s and used for CMOS signals. V Ground power supply. - SS V Processor bus termination voltage power supply. - TT 24 Datasheet September 2004 VIA C3-M Processor Datasheet Table 3-3. Clock Ratio BR[4] BR[3] BR[2] BR[1] BR[0] Bus Ratio 0 0 0 0 0 9.0X 0 0 0 0 1 3.0X 0 0 0 1 0 4.0X 0 0 0 1 1 10.0X 0 0 1 0 0 5.5X 0 0 1 0 1 3.5X 0 0 1 1 0 4.5X 0 0 1 1 1 9.5X 0 1 0 0 0 5.0X 0 1 0 0 1 7.0X 0 1 0 1 0 8.0X 0 1 0 1 1 6.0X 0 1 1 0 0 12.0X 0 1 1 0 1 7.5X 0 1 1 1 0 8.5X 0 1 1 1 1 6.5X 1 0 0 0 0 Reserved 1 0 0 0 1 11.0X 1 0 0 1 0 12.0X 1 0 0 1 1 Reserved 1 0 1 0 0 13.5X 1 0 1 0 1 11.5X 1 0 1 1 0 12.5X 1 0 1 1 1 10.5X 1 1 0 0 0 13.0X 1 1 0 0 1 15.0X 1 1 0 1 0 16.0X 1 1 0 1 1 14.0X 1 1 1 0 0 Reserved 1 1 1 0 1 15.5X 1 1 1 1 0 Reserved 1 1 1 1 1 14.5X September 2004 Datasheet 25 VIA C3-M Processor Datasheet 3.3 POWER MANAGEMENT The VIA C3-M processor provides both static and dynamic power management. The VIA C3-M processor supports five power management states: NORMAL, QUICKSTART, SLEEP, DEEP SLEEP, and DEEPER SLEEP state. The VIA C3-M processor uses dynamic power management techniques to reduce power consumption in the NORMAL state. In NORMAL state, the on-chip arrays, selected datapaths, and the associated control logic are powered down when not in use. Also, units that are in use attempt to minimize switching of in- active nodes. � NORMAL state is the normal operating state for the processor. � QUICKSTART state is the low power state where most of the processor clocks do not toggle. It is entered when the STPCLK# signal is asserted or when the processor executes the HALT instruc- tion. Snoop cycles are supported in this state. � SLEEP state is the low power state where only the processor's PLL (phase lock loop) toggles. It is entered from STOP GRANT state when the processor samples the SLP# signal asserted. Snoop cy- cles that occur while in SLEEP state or during a transition into or out of SLEEP state will cause unpredictable behavior. � DEEP SLEEP state is a very low power state. It is entered when the BCLK signal is stopped while the processor is in the SLEEP state. Snoop cycles are completely ignored in this state. � DEEPER SLEEP state is the lowest power state. It is entered when the processor core voltage is lowered while the processor is in the DEEP SLEEP state. Snoop cycles are completely ignored in this state. Figure 3-1: Power Management State Diagram BCLK stopped STPCLK# or BCLK on HLT instruction and !SLP# Normal Quick Start halt break or !STPCLK# SLP# BCLK stopped snoop snoop !SLP# serviced occurs Sleep Deep Sleep BCLK on and SLP# Core Voltage Snoop Lowered Core Voltage Raised Deeper Sleep 26 Datasheet September 2004 VIA C3-M Processor Datasheet 3.4 POWERSAVER PowerSaver is a highly advanced power management scheme for the VIA C3-M processor. PowerSaver technology allows the dynamic adjustment of the operating frequency and operating voltage. System software can use PowerSaver to request the sufficient amount of performance. Each individual perform- ance state (P-State) is described in the system bios according to 8.3.3 of the ACPI 2.0 specification. See the PowerSaver programming guideline for further details. 3.5 TEST & DEBUG 3.5.1 BIST A Built-in Self-Test (BIST) can be requested as part of the VIA C3-M processor reset sequence by hold- ing INIT# asserted as RESET# is de-asserted. The VIA C3-M processor BIST performs the following general functions: � A hardware-implemented exhaustive test of (1) all internal microcode ROM, and (2) the X86 in- struction decode, instruction generation, and entry point generation logic. � An extensive microcode test of all internal registers and datapaths. � An extensive microcode test of data and instruction caches, their tags, and associated TLBs. BIST requires about four million internal clocks. EAX Value After Reset The result of a BIST is indicated by a code in EAX. Normally EAX is zero after reset. If a BIST is re- quested as part of the Reset sequence, EAX contains the BIST results. A 0 in EAX after BIST Reset means that no failures were detected. Any value other than zero indicates an error has occurred during BIST. 3.5.2 JTAG The VIA C3-M processor has a JTAG scan interface that is used for test functions and the proprietary Debug Port. However, the VIA C3-M processor does not provide a fully compatible IEEE 1149.1 JTAG function. From a practical user viewpoint, JTAG does not exist and the associated pins (TCLK, and so forth) should not be used. 3.5.3 DEBUG PORT Certain processors have a proprietary Debug Port that uses the JTAG scan mechanism to control internal debug features (“probe mode”). The VIA C3-M processor does not have a debug interface. September 2004 Datasheet 27 VIA C3-M Processor Datasheet This page is intentionally left blank. 28 Datasheet September 2004 VIA C3-M Processor Datasheet SECTION ELECTRICAL SPECIFICATIONS 4.1 AC TIMING TABLES 1 Table 4-1. System Bus Clock AC Specifications (133 MHz) SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES System Bus Frequency 133 MHz T BCLK Period 7.5 7.65 ns Figure 4-1 (2) 1S T BCLK Period – Instantaneous Minimum 7.25 (2) 1Sabs T BCLK Period Stability +250 ps (2),(3),(4) 2S T BCLK High Time 1.4 ns Figure 4-1 at>2.0V 3S T BCLK Low Time 1.4 ns Figure 4-1 at<0.5V 4S T BCLK Rise Time 0.4 1.6 ns Figure 4-1 (5) 5S T BCLK Fall Time 0.4 1.6 ns Figure 4-1 (5) 6S Notes: 1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V. 2. Period, jitter, skew and offset measured at 1.25V. 3. Not 100% tested. Specified by design/characterization 4. Measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew between devices. 5. Measured between 0.5V and 2.0V. September 2004 Datasheet 29 VIA C3-M Processor Datasheet 1 Table 4-2. System Bus Clock AC Specifications (100 MHz) SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES System Bus Frequency 100 MHz T BCLK Period 10 ns Figure 4-1 (2) 1S1 T BCLK Period – Instantaneous Minimum 9.75 ns (2) 1S1abs T BCLK Period Stability +250 ps (2), (3), (4) 2S1 T BCLK High Time 2.70 ns Figure 4-1 At>2.0V 3S1 T BCLK Fall Time 2.45 ns Figure 4-1 At<0.5V 4S1 T BCLK Rise Time 0.4 1.6 ns Figure 4-1 (5) 5S1 T BCLK Fall Time 0.4 1.6 ns Figure 4-1 (5) 6S1 Notes: 1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V. 2. Period, jitter, skew and offset measured at 1.25V. 3. Not 100% tested. Specified by design/characterization 4. Measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew between devices. 5. Measured between 0.5V and 2.0V. 1,8 Table 4-3. Bus Signal Groups AC Specifications SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES T Bus Output Valid Delay 0.40 3.25 ns Figure 4-2 7 T Bus Input Setup Time 0.95 ns Figure 4-3 (2), (3), (6) 8 1.30 Figure 4-4 (7) T Bus Input Hold Time 1 ns Figure 4-3 (4) 9 Figure 4-4 T RESET# Pulse Width 1 ms Figure 4-4 (5) 10 Notes: 1. All AC timings for Bus and CMOS signals are referenced to the BCLK rising edge at 1.25V. All bus signals are referenced at VREF. Unless specified, all timings apply to both 100 MHz and 133 MHz bus frequencies. 2. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously. 3. Specification is for a minimum 0.4V swing from VREF-200 mV to VREF+200 mV. 4. Specification is for a maximum 0.8V swing from VTT-0.8V to VTT. 5. After VCC, VTT and BCLK become stable and PWRGOOD is asserted. 6. Applies to processors supporting 133 MHz bus clock frequency. 7. Applies to processors supporting 100 MHz bus clock frequency. 8. Rtt=56Ω internally or externally terminated to VTT; VREF=2/3 VTT; Load = 50Ω 30 Datasheet September 2004 VIA C3-M Processor Datasheet Table 4-4. System Bus Clock AC Specifications (200 MHz) SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES System Bus Frequency 200 MHz T BCLK Period 5 ns Figure 4-1 (2) 1S1 T BCLK Period – Instantaneous Minimum 4.8 ns (2) 1S1abs T BCLK Period Stability 200 ns (2), (3), (4) 2S1 T BCLK High Time 1.53 ns Figure 4-1 At > 2.0V 3S1 T BCLK Fall Time 1.53 ns Figure 4-1 At < 0.5V 4S1 T BCLK Rise Time 0.175 0.700 ns Figure 4-1 (5) 5S1 T BCLK Fall Time 0.175 0.700 ms Figure 4-1 (5) 6S1 Notes: 1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V. 2. Period, jitter, skew and offset measured at 1.25V. 3. Not 100% tested. Specified by design/characterization. 4. Measure on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew between devices. 5. Measured between 0.5V and 2.0V. Table 4-5. Bus Signal Groups AC Specifications (200 MHz) SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES T Bus Output Valid Delay 0.40 1.90 ns Figure 4-2 7 T Bus Input Setup Time 0.95 ns Figure 4-3 (2) 8 T Bus Input Hold Time 1.00 ms Figure 4-3 (3) 9 Notes: 1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V. All bus signals are referenced at VREF. Unless specified, all timings apply to both 166 MHz and 200 MHz bus frequencies. 2. Specification is for a minimum 0.4V swing from VREF -200mV to VREF +200mV. 3. Specification is for a maximum of 0.8V swing from VTT -0.8V to VTT. 4. Rtt=56-ohm internally or externally terminated to VTT; VREF=2/3 VTT; Load=50-ohm. September 2004 Datasheet 31 VIA C3-M Processor Datasheet 1, 2 Table 4-6. CMOS and Open-drain Signal GROUPS AC Specifications SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES T 1.5V Input Pulse Width, except 2 BCLKs Figure 4-2 Active and inac- 14 PWRGOOD and LINT[1:0] tive states T LINT[1:0] Input Pulse Width 6 BCLKs Figure 4-2 (3) 14B T PWRGOOD Inactive Pulse Width 2 µs Figure 4-5 (4) 15 Notes: 1. All AC timings for CMOS and Open-drain signals are referenced to the rising edge of BCLK at 1.25V. All CMOS and Open-drain signals are referenced at 1.0V. 2. Minimum output pulse width on CMOS outputs is 2 BCLKs. 3. This specification only applies when the APIC is enabled and the LINT[1:0] signals are configured as edge triggered interrupts with fixed delivery, otherwise specification T14 applies. 4. When driven inactive, or after VCC, VTT and BCLK become stable. PWRGOOD must remain be- low VIL18,MAX until all the voltage planes meet the voltage tolerance specifications in Table 4-10 and BCLK have met the BCLK AC specifications in Table 4-1 and Table 4-2 for a least 2 µs. Table 4-7. Reset Configuration AC Specifications and Power On/Power Down Timings SYMBOL PARAMETER MIN TYP MAX UNIT FIGURE NOTES T Reset Configuration Signals (A[15:5]#, 4 BCLKs Figure 4-4 Before deas- 16 BREQ0#, FLUSH#, INIT#, PICD0) Setup Time sertion of RESET# T Reset Configuration Signals (A[15:5]#, 2 20 BCLKs Figure 4-4 After clock 17 BREQ0#, FLUSH#, INIT#, PICD0) Hold Time that deasserts RESET# T RESET#/PWRGOOD Setup Time 1 ms Figure 4-5 Before deas- 18 sertion of 1 RESET# T VCC to PWRGOOD Setup Time 10 ms Figure 4-5 18B T RESET# inactive to Valid Outputs 1 BCLK Figure 4-4 18D T RESET# inactive to Drive Signals 4 BCLKs Figure 4-4 18E T Time from VCC(nominal)-12% to PWRGOOD 0 ns Figure 4-6 VCC(nominal) 19A low is the VID voltage setting T All outputs valid after PWRGOOD low 0 ns Figure 4-6 19B T All inputs required valid after PWRGOOD low 0 ns Figure 4-6 19C T All outputs valid after VTT-12% 0 ns Figure 4-7 20B T All inputs required valid after VTT-12% 0 ns Figure 4-7 20C T VID, BSEL signals valid after VTT-12% 0 ns Figure 4-7 20D Notes: 1. At least 1 ms must pass after PWRGOOD rises above V and BCLK meet their AC timing IH18min specification until RESET# may be deasserted. 32 Datasheet September 2004 VIA C3-M Processor Datasheet 1 Table 4-8. APIC Bus Signal AC Specifications SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES T PICCLK Frequency 2 33.3 MHz (2) 21 T PICCLK Period 30 500 ns Figure 4-1 22 T PICCLK High Time 10.5 ns Figure 4-1 at>1.6V 23 T PICCLK Low Time 10.5 ns Figure 4-1 at<0.4V 24 T PICCLK Rise Time 0.25 3.0 ns Figure 4-1 (0.4V-1.6V) 25 T PICCLK Fall Time 0.25 3.0 ns Figure 4-1 (1.6V-0.4V) 26 T PICD[1:0] Setup Time 8.0 ns Figure 4-3 (3) 27 T PICD[1:0] Hold Time 2.5 ns Figure 4-3 (3) 28 T PICD[1:0] Valid Delay (Rising Edge) 1.5 8.7 ns Figure 4-3 (3),(4) 29 PICD[1:0] Valid Delay (Falling Edge) 1.5 12.0 ns Notes: 1. All AC timing for APIC signals referenced to the PICCLK rising edge at 1.0V. All CMOS signals are refer- enced at 1.0V. 2. The minimum frequency is 2MHz when PICD0 is at 1.5V at reset referenced to PICCLK Rising Edge. 3. For open-drain signals, Valid Delay is synonymous with Float Delay. 4. Valid delay timings for these signals are specified into 150Ω to 1.5V and 0pF of external load. For real system timings these specifications must be derated for external capacitance at 105ps/pF. 1, 3, 4 Table 4-9. StopGrant/Deep Sleep AC Specifications SYMBOL PARAMETER MIN MAX UNIT FIGURE NOTES T Stop Grant Cycle Completion to SLP# assertion or 100 BCLKs Figure 4-8, 45 BCLK stopped Figure 4-9 T Stop Grant Cycle Completion to Input Signals Stable 0 µs Figure 4-8, 46 Figure 4-9 T Sleep PLL Lock Latency 0 30 µs Figure 4-8, (2) 47 Figure 4-9 T STPCLK# Hold Time from PLL Lock 0 µs Figure 4-8, 48 Figure 4-9 T Input Signal Hold Time from STPCLK# Deassertion 8 BCLKs Figure 4-8, 49 Figure 4-9 T BCLK Settling Time 150 ns 60 Notes: 1. Input Signals other than RESET# and BPRI# must be held constant in the Stop Grant state. 2. The BCLK Settling Time specification (T60) applies to all sleep state exits under all conditions. 3. In Figure 4-8 after SLP# is asserted, BCLK can be stopped and the processor will enter the Deep Sleep state. To exit the Deep Sleep state all timings shown in Figure 4-9 must be observed. 4. Vcore must be at nominal stable voltage before Deep Sleep exit after a Deeper Sleep transition. September 2004 Datasheet 33 VIA C3-M Processor Datasheet Figure 4-1. BCLK Generic Clock Timing Waveform T h T r V H V TRIP V CLK L T f T l T p NOTES: T =T5S, T5S1, T25 (Rise Time) r T =T6S, T6S1, T26 (Fall Time) f T =T3S, T3S1, T23 (High Time) h T =T4S, T4S1, T24 (Low Time) l T =T1S, T1S1, T22 (Period) p V =1.25v for BCLK; 1.0V for PICCLK TRIP V =0.5v for BCLK; 0.4V for PICCLK L V =2.0v for BCLK; 1.6V for PICCLK H Figure 4-2. Valid Delay Timings V V C C CLK T T X X V Valid Valid T PW NOTES: T =T7, T29 (Valid Delay) X T =T14, T14B (Pulse Width) PW V=V for bus signal group; 1.0v for CMOS, Open-drain, and APIC signal groups REF V = 1.25v C 34 Datasheet September 2004 VIA C3-M Processor Datasheet Figure 4-3. Setup and Hold Timings V C CLK T T S h V Valid Signal NOTES: T =T8 (Setup Time) S T =T9 (Hold Time) h V=V for bus signals; 1.0v for CMOS REF V = 1.25v C Figure 4-4. Cold/Warm Reset and Configuration Timings V C BCLK T u T t RESET# V T v T T w x Configuration (A[15:5], BREQ0#, Valid FLUSH#, INIT# T y Bus outputs Valid T z Non-configuration Active inputs NOTES: T =T9 (Bus Input Hold Time) t T =T8 (Bus Input Setup Time) u T =T10 (RESET# Pulse Width) v T =T16 (Reset Configuration Signals (A[15:5#, BREQ0#, FLUSH#, INIT#, PICD0) Setup Time) w T =T17 (Reset Configuration Signals (A[15:5#, BREQ0#, FLUSH#, INIT#, PICD0) Hold Time) x T =T18D (RESET# inactive to Valid Outputs) y T =T18E (RESET# inactive to Drive Signals) z V =1.25v C September 2004 Datasheet 35 VIA C3-M Processor Datasheet Figure 4-5. Power-on Sequence and Reset Timings BCLK VTT VID[4:0]/ Valid BSEL[1:0] VREF VCC T a T c V IH15,min PWRGOOD V IL15,max T b RESET# NOTES: T =T15 (PWRGOOD Inactive Pulse Width) a T =T18 (RESET#/PWRGOOD Setup Time) b T =T18B (Setup time from VCC valid until PWRGOOD assertion) c 36 Datasheet September 2004 VIA C3-M Processor Datasheet Figure 4-6. Power Down Sequencing and Timings (VCC Leading) VTT, VREF VID[4:0] BSEL[1:0] V -12% CC VCC BCLK Valid T a PWRGOOD V IL15 RESET# Bus Outputs Valid Other CMOS Outputs T b All Inputs Valid T c NOTES: T =T19A (Time from VCC(nominal)-12% to PWRGOOD low) a T =T19B (All outputs valid after PWRGOOD low) b T =T19C (All inputs required valid after PWRGOOD low) c September 2004 Datasheet 37 VIA C3-M Processor Datasheet Figure 4-7. Power Down Sequencing and Timings (VTT Leading) VCC-12% VTT, VREF VID[4:0] Valid BSEL[1:0] VCC T T T a, b, c BCLK Valid PWRGOOD RESET# Bus Outputs Valid Other CMOS Outputs All Inputs Valid NOTES: T =T20B (All outputs valid after VTT - 12%) a T =T20C (All inputs required valid after VTT - 12%) b T =T20D (VID, BSEL signals valid after VTT - 12%) c 38 Datasheet September 2004 VIA C3-M Processor Datasheet Figure 4-8. Stop Grant /Sleep Timing (BCLK Stopping Method) Normal Stop Grant Sleep Stop Grant Normal Stopped BCLK T v STPCLK# T T x y CPU bus stpgnt SLP# T T w z Compatibility Changing Frozen Signals NOTES: T =T45 (Stop Grant Acknowledge Bus Cycle Completion to Clock Shut Off Delay) v T =T46 (Setup Time to Input Signal Hold Requirement) w T =T47 (Sleep PLL Lock Latency) x T =T48 (PLL lock to STPCLK# Hold Time) y T =T49 (Input Signal Hold Time) z Figure 4-9. Stop Grant/Sleep Timing (SLP# Assertion Method) Normal Stop Grant Sleep Stop Grant Normal BCLK T v STPCLK# T T x y CPU bus stpgnt SLP# T T w z Compatibility Changing Frozen Signals NOTES: T =T45 (Stop Grant Acknowledge Bus Cycle Completion to DPSLP# assertion) v T =T46 (Setup Time to Input Signal Hold Requirement) w T =T47 (Sleep PLL Lock Latency) x T =T48 (PLL lock to STPCLK# Hold Time) y T =T49 (Input Signal Hold Time) z September 2004 Datasheet 39 VIA C3-M Processor Datasheet 4.2 DC SPECIFICATIONS 4.2.1 RECOMMENDED OPERATING CONDITIONS Functional operation of the VIA C3-M processor is guaranteed if the conditions in Table 4-10 are met. Sustained operation outside of the recommended operating conditions may damage the device. Table 4-10. Recommended Operating Conditions PARAMETER MIN NOM MAX UNITS NOTES Operating Case Temperature 0 85 °C 0.850 0.900 0.950 V Voltage V CORE 1.050 1.250 1.450 V Static Tolerance -2% +2% V (1) CORE V Dynamic Tolerance -5% +5% V (2) CORE 1.25 or 1.25±3% (3) V Voltage V TT 1.5 1.5±3% (3) IV Termination Supply Current 800 mA (4) TT V -2% 2/3 V +2% V REF TT R 50 56 115 Ω (5) TT V – 1.5V Supply Voltage 1.365 1.635 V 1.5 Notes: 1. DC measurement. Regulator Circuit should support current draw up to 15A. 2. AC noise measured with bandwidth limited to 20MHz 3. Boards must hold V to 1.25±9% or 1.5 ±9% while the bus is active and 1.25±3% or 1.5 ±3% when bus is idle. TT 4. DC measurement. Measured with 250 µs sampling rate. 5. R is controlled by RTTCTRL pin. RTTCTRL should be 56Ω when relying upon on-die bus termination. RTTCTRL should be 110Ω when TT relying upon board termination. 40 Datasheet September 2004 VIA C3-M Processor Datasheet 4.2.2 MAXIMUM RATINGS While functional operation is not guaranteed beyond the operating ranges listed in Table 4-10, the device may be subjected to the limits specified in Table 4-11 without causing long-term damage. These conditions must not be imposed on the device for a sustained period—any such sustained imposi- tion may damage the device. Likewise exposure to conditions in excess of the maximum ratings may damage the device. Table 4-11. Maximum Ratings PARAMETER MIN MAX UNITS NOTES Storage Temperature -65 150 °C Supply Voltage (V) -0.5 1.6 V CC CMOS I/O Voltage -0.5 V+0.5 V CMOS I/O Voltage -0.5 V+0.5 V TT September 2004 Datasheet 41 VIA C3-M Processor Datasheet 4.2.3 DC CHARACTERISTICS Table 4-12. DC Characteristics PARAMETER MINMAXUNITSNOTES I – Low level output current -9.0 mA @ V = V OL OL(max) V – High Level Output Voltage V V OH TT V – Low Level Output Voltage 0 0.4 V @ I = -8mA OL ol I – Input Leakage Current L ± 15 µA I – Input Leakage Current for inputs with pull-ups 200 µA LU I – Input Leakage Current for inputs with pull-downs -400 µA LD Table 4-13. CMOS DC Characteristics PARAMETER MIN MAX UNITSNOTES V -- Input Low Voltage -0.58 0.700 V IL V – Input High Voltage V + 0.2 V V (2) IH1.5 REF TT V – Input High Voltage 2.0 3.18 V (3) IH2.5 V – Low Level Output Voltage 0.40 V @ I OL OL V – High Level Output Voltage V V (1) OH CMOS I – Low Level Output Current 9 mA @ V OL OL I – Input Leakage Current (4) LI ±100 µA I – Output Leakage Current ±100 µA (4) LO Notes: 1. All CMOS signals are open drain. 2. Applies to all CMOS signals except BCLK. 3. Applies only to BCLK. 4. Leakage current is specified for the range between VSS and VCC. I/O’s are diode clamped to the VCC and VSS rails. BCLK has three series diodes between the input and VCC and a single diode between the input and VSS. All other signals have a single diode between the signal and VCC and another single diode between the signal and VSS. 42 Datasheet September 2004 VIA C3-M Processor Datasheet 4.2.4 POWER DISSIPATION Table 4-14 gives the core power consumption for the VIA C3-M processor at the various operating fre- quencies and voltages. Note that this does not include the power consumed by the I/O pads. Table 4-14. Thermal Design Power Information 1,2 PARAMETER TDP MAX UNITS NOTES Normal Mode C3-M LV 1.00 GHz (7.5 x 133 MHz) 1.05V 7 W C3-M 1.00 GHz (7.5 x 133 MHz) 1.25V 11 W C3-M 1.13 GHz (8.5 x 133 MHz) 1.25V 12 W C3-M 1.20 GHz (9.0 x 133 MHz) 1.25V 12 W C3-M 1.33 GHz (10.0 x 133 MHz) 1.45V 18 W 85°C, 3, 5 C3-M 1.40 GHz (10.5 x 133 MHz) 1.45V 19 W C3-M 1.20 GHz (6.0 x 200 MHz) 1.45V 12 W C3-M 1.30 GHz (6.5 x 200 MHz) 1.45V 18 W C3-M 1.40 GHz (7.0 x 200 MHz) 1.45V 19 W StopGrant / AutoHalt Mode C3-M 1.05V C3-M 1.25V TBD W 50°C, 3 C3-M 1.45V Sleep Mode C3-M 1.05V C3-M 1.25V TBD W 50°C, 3 C3-M 1.45V Deep Sleep Mode C3-M 850mV TBD W 35°C, 3 C3-M 900mV Deeper Sleep Mode C3-M 850mV 0.25 W 35°C, 3 C3-M 900mV Notes: 1. Maximum power is generated from running publicly available application software that consumes the most power. Synthetic applications or “thermal virus” applications may consume more power. 2. TDP Max is average value of all processors while running the worst case instruction sequence. Not 100% guaranteed or tested. Consider these power numbers as an average of all parts and some deviation is ex- pected. 3. The above power consumption is preliminary and based on case temperature as noted. 4. All normal mode frequencies use 133MHz as the CPU clock frequency. 5. Conservative thermal solutions must be designed to account for worst-case core and I/O power consumption. September 2004 Datasheet 43 VIA C3-M Processor Datasheet Table 4-15. VTT-I/O Power Consumption PARAMETER TYPICAL MAX UNITS NOTES PTT-I/O – I/O Operating 0.3 1.2 W Power Consumption 44 Datasheet September 2004 VIA C3-M Processor Datasheet SECTION MECHANICAL SPECIFICATIONS 5.1 EBGA PACKAGE The VIA C3-M processor is available in an enhanced ball grid array, EBGA, and facilitates compact and economical surface mounting. The VIA C3-M bus is functionally similar to prior Antaur CPU’s. September 2004 Datasheet 45 VIA C3-M Processor Datasheet Figure 5-1 EBGA Ballout (Bottom View) A B C D E F G H J K L M N P R T U V W Y AA AB AC AD AE AF 1 1 VSS D19# VCC D24# VCC D13# VSS VCC D9# D10# VSS VCC D1# D4# VSS VCC A29# A27# VSS VSS A31# A22# A21# BREQ1# VSS VSS 2 2 D23# VSS D30# VCC VSS D3# VTT D14# D18# D12# VCC D5# D6# D15# VCC A26# A18# A30# VCC A23# A17# VSS VCC VCC VSS A28# 3 3 D21# VCC VSS D7# D20# VCC D11# D2# VSS VCC D17# D8# VSS VTT D0# RESET# VTT VCC A24# A20# VTT A19# A25# VSS A10# VCC 4 4 VCC D26# D16# VCC VSS VCC VREF2 VSS VSS VCC VREF3 VSS VSS VCC VREF4 VSS VSS VCC VSS VSS VREF5 VCC VCC A12# VCC A15# 5 5 D32# VSS D25# VCC VSS VTT VSS VCC VTT VSS VSS A5# VSS A13# 6 6 D31# D35 D33# VSS VCC A3# A16# A9# 7 7 VCC D28# D29# VSS VSS A6# VCC VSS 8 8 VSS D43# D34# VCC VCC VSS VSS VTT A8# VCC 9 9 D38# D22# VCC VCC VTT VTT VREF6 A4# A11# BNR# 10 10 D37# D36# VTT VSS VCC VCC A14# A7# 11 11 VCC D45# D39# VSS VCC REQ1# REQ4# VSS 12 12 VSS D27# D44# VCC VSS BPRI# REQ2# VCC 13 13 D49# D42# VTT VCC VCC VSS VSS VTT REQ0#DEFER# Bottom View 14 14 D41# D51# VSS VSS VSS VCC VCC VCC REQ3# LOCK# 15 15 VCC D47# D40# VSS VREF7 RS1# VTT VSS 16 16 VSS VCC D63# VREF1 VSS HITM# TRDY# VCC 17 17 D59# D52# VCC VCC VSS VSS HIT# PWRGD 18 18 D55# D48# VTT VSS VTT VTT VCC VCC RS0# DRDY# 19 19 VCC D54# D57# VSS VSS VCC VCC DBSY# RS2# VSS 20 20 VSS D46# PICCLK VCC VSS BREQ0# ADS# VCC 21 21 THRM THRM D53# D58# VTT VCC VSS SLP# DN DP 22 22 D50# VSS D62# VSS VCC VTT VCC VSS VTT VSS RSV VTT VCC RSV 23 23 RTT D56# VCC D60# VREF0 VCC VSS VSS VCC PICD0 VSS BCLK BCLKB VSS PLL2 PLL1 VCC VSS VSS VCC VCC VSS VCC RSV RSV VSS CTRL 24 24 NCH STP VCC D61# RSV VCC VTT VCC VSS NMI VCC RSV PICD1 VCC VSS RSV FERR# VCC VSS A20M# VID3 VID2 VID0 VSS VCC RSV CTRL CLK# 25 25 VCC VSS VCC VSS VSS VSS VTT INTR VSS VCC RSV RSV VSS VSS VCC VTT FLUSH#IERR# VCC IGNNE# SMI# VSS VCC RSV VSS RSV 26 26 BR4 RSV APICEN VCC VCC BR3 BR2 BR1 BR0 RSV VTT VTT INIT# VID4 VID1 VCC VSS VSS VSS VSS VSS RSV VSS VSS VSS VSS A B C D E F G H J K L M N P R T U V W Y AAABACAD AE AF 46 Datasheet September 2004 VIA C3-M Processor Datasheet Table 5-1. Signal Listing in Order by Signal Name Ball Name Ball No. Type Ball Name Ball No. Type A3# AD-6 AGTL I/O BR2 N-26 Power/Other A4# AD-9 AGTL I/O BR3 M-26 Power/Other A5# AD-5 AGTL I/O BR4 E-26 Power/Other A6# AD-7 AGTL I/O BREQ1# AD-1 AGTL I/O A7# AF-10 AGTL I/O BREQ0# AD-20 AGTL I/O A8# AE-8 AGTL I/O D0# R-3 AGTL I/O A9# AF-6 AGTL I/O D1# N-1 AGTL I/O A10# AE-3 AGTL I/O D2# H-3 AGTL I/O A11# AE-9 AGTL I/O D3# F-2 AGTL I/O A12# AD-4 AGTL I/O D4# P-1 AGTL I/O A13# AF-5 AGTL I/O D5# M-2 AGTL I/O A14# AE-10 AGTL I/O D6# N-2 AGTL I/O A15# AF-4 AGTL I/O D7# D-3 AGTL I/O A16# AE-6 AGTL I/O D8# M-3 AGTL I/O A17# AA-2 AGTL I/O D9# J-1 AGTL I/O A18# U-2 AGTL I/O D10# K-1 AGTL I/O A19# AB-3 AGTL I/O D11# G-3 AGTL I/O A20# Y-3 AGTL I/O D12# K-2 AGTL I/O A20M# W-24 CMOS Input D13# F-1 AGTL I/O A21# AC-1 AGTL I/O D14# H-2 AGTL I/O A22# AB-1 AGTL I/O D15# P-2 AGTL I/O A23# Y-2 AGTL I/O D16# C-4 AGTL I/O A24# W-3 AGTL I/O D17# L-3 AGTL I/O D18# J-2 AGTL I/O A25# AC-3 AGTL I/O A26# T-2 AGTL I/O D19# B-1 AGTL I/O A27# V-1 AGTL I/O D20# E-3 AGTL I/O D21# A-3 AGTL I/O A28# AF-2 AGTL I/O A29# U-1 AGTL I/O D22# B-9 AGTL I/O A30# V-2 AGTL I/O D23# A-2 AGTL I/O D24# D-1 AGTL I/O A31# AA-1 AGTL I/O ADS# AE-20 AGTL I/O D25# C-5 AGTL I/O APIC_EN G-26 Power/Other D26# B-4 AGTL I/O BCLK M-23 System Bus Clock D27# B-12 AGTL I/O BCLKB N-23 System Bus Clock D28# B-7 AGTL I/O BNR# AF-9 AGTL I/O D29# C-7 AGTL I/O BPRI# AD-12 AGTL Input D30# C-2 AGTL I/O BR0 R-26 Power/Other D31# A-6 AGTL I/O BR1 P-26 Power/Other D32# A-5 AGTL I/O September 2004 Datasheet 47 VIA C3-M Processor Datasheet Table 5-1 Signal Listing in Order by Signal Name (Continued) Ball Name Ball No. Type Ball Name Ball No. Type D33# C-6 AGTL I/O HITM# AD-16 AGTL I/O D34# C-8 AGTL I/O IERR# V-25 CMOS Output D35# B-6 AGTL I/O IGNNE# Y-25 CMOS Input D36# B-10 AGTL I/O INIT# AA-26 CMOS Input D37# A-10 AGTL I/O INTR H-25 CMOS Input D38# A-9 AGTL I/O LOCK# AF-14 AGTL I/O D39# C-11 AGTL I/O NCHCTRL K-24 Power/Other D40# C-15 AGTL I/O NMI H-24 CMOS Input D41# A-14 AGTL I/O PICCLK C-20 APIC Clock Input D42# B-13 AGTL I/O PICD0 K-23 APIC I/O D43# B-8 AGTL I/O PICD1 M-24 APIC I/O D44# C-12 AGTL I/O PLL1 T-23 Power/Other D45# B-11 AGTL I/O PLL2 R-23 Power/Other D46# B-20 AGTL I/O PWRGD AF-17 CMOS Input D47# B-15 AGTL I/O REQ0# AE-13 AGTL I/O D48# B-18 AGTL I/O REQ1# AD-11 AGTL I/O D49# A-13 AGTL I/O REQ2# AE-12 AGTL I/O D50# A-22 AGTL I/O REQ3# AE-14 AGTL I/O D51# B-14 AGTL I/O REQ4# AE-11 AGTL I/O D52# B-17 AGTL I/O Reserved AC-22 Reserved for future use D53# A-21 AGTL I/O Reserved AD-23 Reserved for future use D54# B-19 AGTL I/O Reserved AD-25 Reserved for future use D55# A-18 AGTL I/O Reserved AE-23 Reserved for future use Reserved AF-22 Reserved for future use D56# A-23 AGTL I/O D57# C-19 AGTL I/O Reserved AF-24 Reserved for future use D58# B-21 AGTL I/O Reserved AF-25 Reserved for future use Reserved C-24 Reserved for future use D59# A-17 AGTL I/O D60# C-23 AGTL I/O Reserved D-26 Reserved for future use D61# B-24 AGTL I/O Reserved F-26 Reserved for future use Reserved L-24 Reserved for future use D62# C-22 AGTL I/O D63# C-16 AGTL I/O Reserved L-25 Reserved for future use DBSY# AD-19 AGTL I/O Reserved M-25 Reserved for future use DEFER# AF-13 AGTL Input Reserved R-24 Reserved for future use DRDY# AF-18 AGTL I/O Reserved U-26 Reserved for future use DVIDEN C-26 Power/Other RESET# T-3 AGTL Input FERR# T-24 CMOS Output RS0# AE-18 AGTL Input FLUSH# U-25 CMOS Input RS1# AD-15 AGTL Input HIT# AE-17 AGTL I/O RS2# AE-19 AGTL Input 48 Datasheet September 2004 VIA C3-M Processor Datasheet Table 5-1 Signal Listing in Order by Signal Name (Continued) Ball Name Ball No. Type Ball Name Ball No. Type RTTCTRL J-23 Power/Other V AF-8 Power/Other CC SLP# AD-21 CMOS Input V AF-12 Power/Other CC SMI# AA-25 CMOS Input V AF-16 Power/Other CC STPCLK# Y-24 CMOS Input V AF-20 Power/Other CC THERMDN AE-21 Power/Other V B-3 Power/Other CC THERMDP AF-21 Power/Other V B-16 Power/Other CC TRDY# AE-16 AGTL Input V B-23 Power/Other CC V A-4 Power/Other V C-1 Power/Other CC CC V A-7 Power/Other V C-9 Power/Other CC CC V A-11 Power/Other V C-17 Power/Other CC CC V A-15 Power/Other V C-25 Power/Other CC CC V A-19 Power/Other V D-2 Power/Other CC CC V A-24 Power/Other V D-4 Power/Other CC CC V A-25 Power/Other V D-5 Power/Other CC CC V AA-23 Power/Other V D-8 Power/Other CC CC V AB-4 Power/Other V D-9 Power/Other CC CC V AB-14 Power/Other V D-12 Power/Other CC CC V AB-19 Power/Other V D-13 Power/Other CC CC V AC-2 Power/Other V D-17 Power/Other CC CC V AC-4 Power/Other V D-20 Power/Other CC CC V AC-6 Power/Other V D-21 Power/Other CC CC V AC-10 Power/Other V D-24 Power/Other CC CC V AC-11 Power/Other V E-1 Power/Other CC CC V E-8 Power/Other V AC-14 Power/Other CC CC V AC-18 Power/Other V E-13 Power/Other CC CC V AC-19 Power/Other V E-23 Power/Other CC CC V F-3 Power/Other V AC-23 Power/Other CC CC V AC-25 Power/Other V F-4 Power/Other CC CC V AD-2 Power/Other V F-24 Power/Other CC CC V H-1 Power/Other V AD-10 Power/Other CC CC V AD-14 Power/Other V H-22 Power/Other CC CC V AD-18 Power/Other V H-23 Power/Other CC CC V AD-26 Power/Other V J-24 Power/Other CC CC V AE-4 Power/Other V J-26 Power/Other CC CC V AE-7 Power/Other V K-3 Power/Other CC CC V AE-22 Power/Other V K-4 Power/Other CC CC V AE-24 Power/Other V K-25 Power/Other CC CC V AF-3 Power/Other V K-26 Power/Other CC CC September 2004 Datasheet 49 VIA C3-M Processor Datasheet Table 5-1 Signal Listing in Order by Signal Name (Continued) Ball Name Ball No. Type Ball Name Ball No. Type V L-2 Power/Other V AB-23 Power/Other CC SS V M-1 Power/Other V AB-25 Power/Other CC SS V N-22 Power/Other V AC-5 Power/Other CC SS V N-24 Power/Other V AC-7 Power/Other CC SS V P-4 Power/Other V AC-8 Power/Other CC SS V P-5 Power/Other V AC-12 Power/Other CC SS V R-2 Power/Other V AC-13 Power/Other CC SS V R-25 Power/Other V AC-16 Power/Other CC SS V T-1 Power/Other V AC-17 Power/Other CC SS V U-23 Power/Other V AC-20 Power/Other CC SS V U-24 Power/Other V AC-21 Power/Other CC SS V V-3 Power/Other V AD-3 Power/Other CC SS V V-4 Power/Other V AD-17 Power/Other CC SS V W-2 Power/Other V AD-24 Power/Other CC SS V W-25 Power/Other V AE-1 Power/Other CC SS V Y-23 Power/Other V AE-2 Power/Other CC SS VID0 AC-24 Power/Other V AE-5 Power/Other SS VID1 AC-26 Power/Other V AE-25 Power/Other SS VID2 AB-24 Power/Other V AE-26 Power/Other SS VID3 AA-24 Power/Other V AF-1 Power/Other SS VID4 AB-26 Power/Other V AF-7 Power/Other SS VREF0 D-23 Power/Other V AF-11 Power/Other SS VREF1 D-16 Power/Other V AF-15 Power/Other SS V AF-19 Power/Other VREF2 G-4 Power/Other SS VREF3 L-4 Power/Other V AF-23 Power/Other SS VREF4 R-4 Power/Other V AF-26 Power/Other SS V B-2 Power/Other VREF5 AA-4 Power/Other SS VREF6 AC-9 Power/Other V B-5 Power/Other SS VREF7 AC-15 Power/Other V B-22 Power/Other SS V B-25 Power/Other V A-1 Power/Other SS SS V A-8 Power/Other V B-26 Power/Other SS SS V A-12 Power/Other V C-3 Power/Other SS SS V A-16 Power/Other V C-14 Power/Other SS SS V A-20 Power/Other V D-6 Power/Other SS SS V A-26 Power/Other V D-7 Power/Other SS SS V AB-2 Power/Other V D-10 Power/Other SS SS V AB-8 Power/Other V D-11 Power/Other SS SS V AB-13 Power/Other V D-14 Power/Other SS SS 50 Datasheet September 2004 VIA C3-M Processor Datasheet Table 5-1 Signal Listing in Order by Signal Name (Continued) Ball Name Ball No. Type Ball Name Ball No. Type V D-15 Power/Other V W-1 Power/Other SS SS V D-18 Power/Other V W-4 Power/Other SS SS V D-19 Power/Other V W-5 Power/Other SS SS V D-22 Power/Other V W-22 Power/Other SS SS V D25 Power/Other V W-23 Power/Other SS SS V E-2 Power/Other V Y-1 Power/Other SS SS V E-4 Power/Other V Y-4 Power/Other SS SS V E-14 Power/Other V Y-26 Power/Other SS SS V E-19 Power/Other V AA-3 Power/Other SS TT V E-25 Power/Other V AB-9 Power/Other SS TT V F-23 Power/Other V AB-18 Power/Other SS TT V F-25 Power/Other V AD-8 Power/Other SS TT V G-1 Power/Other V AD-13 Power/Other SS TT V G-23 Power/Other V AD-22 Power/Other SS TT V G-24 Power/Other V AE-15 Power/Other SS TT V H-4 Power/Other V C-10 Power/Other SS TT V H-5 Power/Other V C-13 Power/Other SS TT V H-26 Power/Other V C-18 Power/Other SS TT V J-3 Power/Other V C-21 Power/Other SS TT V J-4 Power/Other V E-9 Power/Other SS TT V J-25 Power/Other V E-18 Power/Other SS TT V L-1 Power/Other V E-24 Power/Other SS TT V L-23 Power/Other V G-2 Power/Other SS TT V G-25 Power/Other V L-26 Power/Other SS TT V M-4 Power/Other V J-5 Power/Other SS TT V N-3 Power/Other V J-22 Power/Other SS TT V P-3 Power/Other V N-4 Power/Other TT SS V N-5 Power/Other V T-25 Power/Other SS TT V N-25 Power/Other V U-3 Power/Other SS TT V V-5 Power/Other V P-22 Power/Other TT SS V P-23 Power/Other V V-22 Power/Other SS TT V P-24 Power/Other V V-26 Power/Other SS TT V P-25 Power/Other V W-26 Power/Other TT SS V R-1 Power/Other SS V T-4 Power/Other SS V T-26 Power/Other SS V U-4 Power/Other SS V V-23 Power/Other SS V V-24 Power/Other SS September 2004 Datasheet 51 VIA C3-M Processor Datasheet Table 5-2. Signal Listing in Order by Ball Number Ball Name Ball No. Type Ball Name Ball No. Type V A-1 Power/Other V AB-9 Power/Other SS TT D21# A-3 AGTL I/O A22# AB-1 AGTL I/O D23# A-2 AGTL I/O V AB-13 Power/Other SS V A-4 Power/Other V AB-14 Power/Other CC CC D32# A-5 AGTL I/O V AB-18 Power/Other TT D31# A-6 AGTL I/O V AB-19 Power/Other CC V A-7 Power/Other V AB-23 Power/Other CC SS V A-8 Power/Other VID2 AB-24 Power/Other SS D38# A-9 AGTL I/O V AB-25 Power/Other SS D37# A-10 AGTL I/O VID4 AB-26 Power/Other V A-11 Power/Other A21# AC-1 AGTL I/O CC V A-12 Power/Other V AC-2 Power/Other SS CC D49# A-13 AGTL I/O A25# AC-3 AGTL I/O D41# A-14 AGTL I/O V AC-4 Power/Other CC V A-15 Power/Other V AC-5 Power/Other CC SS V A-16 Power/Other V AC-6 Power/Other SS CC D59# A-17 AGTL I/O V AC-7 Power/Other SS D55# A-18 AGTL I/O V AC-8 Power/Other SS V A-19 Power/Other VREF6 AC-9 Power/Other CC V A-20 Power/Other V AC-10 Power/Other SS CC D53# A-21 AGTL I/O V AC-11 Power/Other CC D50# A-22 AGTL I/O V AC-12 Power/Other SS D56# A-23 AGTL I/O V AC-13 Power/Other SS V AC-14 Power/Other V A-24 Power/Other CC CC V A-25 Power/Other VREF7 AC-15 Power/Other CC V A-26 Power/Other V AC-16 Power/Other SS SS V AC-17 Power/Other A31# AA-1 AGTL I/O SS A17# AA-2 AGTL I/O V AC-18 Power/Other CC V AA-3 Power/Other V AC-19 Power/Other TT CC V AC-20 Power/Other VREF5 AA-4 Power/Other SS V AA-23 Power/Other V AC-21 Power/Other CC SS VID3 AA-24 Power/Other Reserved AC-22 Reserved for future use SMI# AA-25 CMOS Input V AC-23 Power/Other CC INIT# AA-26 CMOS Input VID0 AC-24 Power/Other V AB-2 Power/Other V AC-25 Power/Other SS CC A19# AB-3 AGTL I/O VID1 AC-26 Power/Other V AB-4 Power/Other V AD-2 Power/Other CC CC V AB-8 Power/Other V AD-3 Power/Other SS SS 52 Datasheet September 2004 VIA C3-M Processor Datasheet Table 5-2 Signal Listing in Order by Ball Number (Continued) Ball Name Ball No. Type Ball Name Ball No. Type A12# AD-4 AGTL I/O V AE-15 Power/Other TT A5# AD-5 AGTL I/O TRDY# AE-16 AGTL Input A3# AD-6 AGTL I/O HIT# AE-17 AGTL I/O A6# AD-7 AGTL I/O RS0# AE-18 AGTL Input V AD-8 Power/Other RS2# AE-19 AGTL Input TT A4# AD-9 AGTL I/O ADS# AE-20 AGTL I/O BREQ1# AD-1 AGTL I/O THERMDN AE-21 Power/Other V AD-10 Power/Other V AE-22 Power/Other CC CC REQ1# AD-11 AGTL I/O Reserved AE-23 Reserved for future use BPRI# AD-12 AGTL Input V AE-24 Power/Other CC V AD-13 Power/Other V AE-25 Power/Other TT SS V AD-14 Power/Other V AE-26 Power/Other CC SS RS1# AD-15 AGTL Input V AF-1 Power/Other SS HITM# AD-16 AGTL I/O A28# AF-2 AGTL I/O V AD-17 Power/Other V AF-3 Power/Other SS CC V AD-18 Power/Other A15# AF-4 AGTL I/O CC DBSY# AD-19 AGTL I/O A13# AF-5 AGTL I/O BREQ0# AD-20 AGTL I/O A9# AF-6 AGTL I/O SLP# AD-21 CMOS Input V AF-7 Power/Other SS V AD-22 Power/Other V AF-8 Power/Other TT CC Reserved AD-23 Reserved for future use BNR# AF-9 AGTL I/O V AD-24 Power/Other A7# AF-10 AGTL I/O SS Reserved AD-25 Reserved for future use V AF-11 Power/Other SS V AF-12 Power/Other V AD-26 Power/Other CC CC V AE-1 Power/Other DEFER# AF-13 AGTL Input SS V AE-2 Power/Other LOCK# AF-14 AGTL I/O SS V AF-15 Power/Other A10# AE-3 AGTL I/O SS V AE-4 Power/Other V AF-16 Power/Other CC CC V AE-5 Power/Other PWRGD AF-17 CMOS Input SS DRDY# AF-18 AGTL I/O A16# AE-6 AGTL I/O V AE-7 Power/Other V AF-19 Power/Other CC SS A8# AE-8 AGTL I/O V AF-20 Power/Other CC A11# AE-9 AGTL I/O THERMDP AF-21 Power/Other A14# AE-10 AGTL I/O Reserved AF-22 Reserved for future use REQ4# AE-11 AGTL I/O V AF-23 Power/Other SS REQ2# AE-12 AGTL I/O Reserved AF-24 Reserved for future use REQ0# AE-13 AGTL I/O Reserved AF-25 Reserved for future use REQ3# AE-14 AGTL I/O V AF-26 Power/Other SS September 2004 Datasheet 53 VIA C3-M Processor Datasheet Table 5-2 Signal Listing in Order by Ball Number (Continued) Ball Name Ball No. Type Ball Name Ball No. Type D19# B-1 AGTL I/O V C-13 Power/Other TT V B-2 Power/Other V C-14 Power/Other SS SS V B-3 Power/Other D40# C-15 AGTL I/O CC D26# B-4 AGTL I/O D63# C-16 AGTL I/O V B-5 Power/Other V C-17 Power/Other SS CC D35# B-6 AGTL I/O V C-18 Power/Other TT D28# B-7 AGTL I/O D57# C-19 AGTL I/O D43# B-8 AGTL I/O PICCLK C-20 APIC Clock Input D22# B-9 AGTL I/O V C-21 Power/Other TT D36# B-10 AGTL I/O D62# C-22 AGTL I/O D45# B-11 AGTL I/O D60# C-23 AGTL I/O D27# B-12 AGTL I/O Reserved C-24 Reserved for future use D42# B-13 AGTL I/O V C-25 Power/Other CC D51# B-14 AGTL I/O DVIDEN C-26 Power/Other D47# B-15 AGTL I/O D24# D-1 AGTL I/O V B-16 Power/Other V D-2 Power/Other CC CC D52# B-17 AGTL I/O D7# D-3 AGTL I/O D48# B-18 AGTL I/O V D-4 Power/Other CC D54# B-19 AGTL I/O V D-5 Power/Other CC D46# B-20 AGTL I/O V D-6 Power/Other SS D58# B-21 AGTL I/O V D-7 Power/Other SS V B-22 Power/Other V D-8 Power/Other SS CC V B-23 Power/Other V D-9 Power/Other CC CC V D-10 Power/Other D61# B-24 AGTL I/O SS V B-25 Power/Other V D-11 Power/Other SS SS V B-26 Power/Other V D-12 Power/Other SS CC V D-13 Power/Other V C-1 Power/Other CC CC D30# C-2 AGTL I/O V D-14 Power/Other SS V C-3 Power/Other V D-15 Power/Other SS SS VREF1 D-16 Power/Other D16# C-4 AGTL I/O D25# C-5 AGTL I/O V D-17 Power/Other CC D33# C-6 AGTL I/O V D-18 Power/Other SS D29# C-7 AGTL I/O V D-19 Power/Other SS D34# C-8 AGTL I/O V D-20 Power/Other CC V C-9 Power/Other V D-21 Power/Other CC CC V C-10 Power/Other V D-22 Power/Other TT SS D39# C-11 AGTL I/O VREF0 D-23 Power/Other D44# C-12 AGTL I/O V D-24 Power/Other CC 54 Datasheet September 2004 VIA C3-M Processor Datasheet Table 5-2 Signal Listing in Order by Ball Number (Continued) Ball Name Ball No. Type Ball Name Ball No. Type V D25 Power/Other V H-23 Power/Other SS CC Reserved D-26 Reserved for future use NMI H-24 CMOS Input V E-1 Power/Other INTR H-25 CMOS Input CC V E-2 Power/Other V H-26 Power/Other SS SS D20# E-3 AGTL I/O D9# J-1 AGTL I/O V E-4 Power/Other D18# J-2 AGTL I/O SS V E-8 Power/Other V J-3 Power/Other CC SS V E-9 Power/Other V J-4 Power/Other TT SS V E-13 Power/Other V J-5 Power/Other CC TT V E-14 Power/Other V J-22 Power/Other SS TT V E-18 Power/Other RTTCTRL J-23 Power/Other TT V E-19 Power/Other V J-24 Power/Other SS CC V E-23 Power/Other V J-25 Power/Other CC SS V E-24 Power/Other V J-26 Power/Other TT CC V E-25 Power/Other D10# K-1 AGTL I/O SS BR4 E-26 Power/Other D12# K-2 AGTL I/O D13# F-1 AGTL I/O V K-3 Power/Other CC D3# F-2 AGTL I/O V K-4 Power/Other CC V F-3 Power/Other PICD0 K-23 APIC I/O CC V F-4 Power/Other NCHCTRL K-24 Power/Other CC V F-23 Power/Other V K-25 Power/Other SS CC V F-24 Power/Other V K-26 Power/Other CC CC V F-25 Power/Other V L-1 Power/Other SS SS V L-2 Power/Other Reserved F-26 Reserved for future use CC V G-1 Power/Other D17# L-3 AGTL I/O SS V G-2 Power/Other VREF3 L-4 Power/Other TT V L-23 Power/Other D11# G-3 AGTL I/O SS VREF2 G-4 Power/Other Reserved L-24 Reserved for future use V G-23 Power/Other Reserved L-25 Reserved for future use SS V L-26 Power/Other V G-24 Power/Other SS SS V G-25 Power/Other V M-1 Power/Other TT CC APIC_EN G-26 Power/Other D5# M-2 AGTL I/O V H-1 Power/Other D8# M-3 AGTL I/O CC D14# H-2 AGTL I/O V M-4 Power/Other SS D2# H-3 AGTL I/O BCLK M-23 System Bus Clock V H-4 Power/Other PICD1 M-24 APIC I/O SS V H-5 Power/Other Reserved M-25 Reserved for future use SS V H-22 Power/Other BR3 M-26 Power/Other CC September 2004 Datasheet 55 VIA C3-M Processor Datasheet Table 5-2 Signal Listing in Order by Ball Number (Continued) Ball Name Ball No. Type Ball Name Ball No. Type D1# N-1 AGTL I/O V U-4 Power/Other SS D6# N-2 AGTL I/O V U-23 Power/Other CC V N-3 Power/Other V U-24 Power/Other SS CC V N-4 Power/Other FLUSH# U-25 CMOS Input SS V N-5 Power/Other Reserved U-26 Reserved for future use SS V N-22 Power/Other A27# V-1 AGTL I/O CC BCLKB N-23 System Bus Clock A30# V-2 AGTL I/O V N-24 Power/Other V V-3 Power/Other CC CC V N-25 Power/Other V V-4 Power/Other SS CC BR2 N-26 Power/Other V V-5 Power/Other TT D4# P-1 AGTL I/O V V-22 Power/Other TT D15# P-2 AGTL I/O V V-23 Power/Other SS V P-3 Power/Other V V-24 Power/Other TT SS V P-4 Power/Other IERR# V-25 CMOS Output CC V P-5 Power/Other V V-26 Power/Other CC TT V P-22 Power/Other V W-1 Power/Other SS SS V P-23 Power/Other V W-2 Power/Other SS CC V P-24 Power/Other A24# W-3 AGTL I/O SS V P-25 Power/Other V W-4 Power/Other SS SS BR1 P-26 Power/Other V W-5 Power/Other SS V R-1 Power/Other V W-22 Power/Other SS SS V R-2 Power/Other V W-23 Power/Other CC SS D0# R-3 AGTL I/O A20M# W-24 CMOS Input V W-25 Power/Other VREF4 R-4 Power/Other CC PLL2 R-23 Power/Other V W-26 Power/Other TT Reserved R-24 Reserved for future use V Y-1 Power/Other SS A23# Y-2 AGTL I/O V R-25 Power/Other CC BR0 R-26 Power/Other A20# Y-3 AGTL I/O V T-1 Power/Other V Y-4 Power/Other CC SS V Y-23 Power/Other A26# T-2 AGTL I/O CC RESET# T-3 AGTL Input STPCLK# Y-24 CMOS Input V T-4 Power/Other IGNNE# Y-25 CMOS Input SS PLL1 T-23 Power/Other V Y-26 Power/Other SS FERR# T-24 CMOS Output V T-25 Power/Other TT V T-26 Power/Other SS A29# U-1 AGTL I/O A18# U-2 AGTL I/O V U-3 Power/Other TT 56 Datasheet September 2004 VIA C3-M Processor Datasheet Figure 5-2. EBGA Dimensions 0.20 (4X) A 35.00 0.20 A1 CORNER I.D. Top View O 0.15 M C / B WITH A1 CORNER I.D. O 0.30 M C A B / 26 24 22 20 18 16 14 12 10 8 6 4 2 O 0.50~0.90 (368X) / 25 23 21 19 17 15 13 11 9 7 5 3 1 A B C D E F G H J R 2.5 Max. (4X) K L M Bottom View N P (Ball Side) R T A U V W Y AA AB AC AD AE AF 1.27 A 0.50 MIN. 31.75 0.50~0.70 0.97 REF. 0.15 C Side View C 1.57 0.175 SEATING PLANE 0.15 C Allowable Pressure on the top of the package is 800 kPa (116 Psi) September 2004 Datasheet 57 31.75 35.00 0.20 VIA C3-M Processor Datasheet Figure 5-3. C3-M Top Marking Diagram C3-M Processor TM VIA C3-M - AAAAGHz G (BBB x CC.C) D.DDV S E T HEATSINK/FAN REQUIRED ABCDE - YYWW Table 5-3. C3-M Top Marking Specifications Symbol Descriptions S Indicates that M/B jumpers should be implemented to adjust the clock-ratio. E Indicates that the Tc spec. of 85℃. T Indicates termination on die. G The part is made of lead-free materials. Part Number Speed Code – core and FSB speed A Wafer Revision A.A BBB CC.C D.DD Description B Package 1.0 133 7.5 1.25 1.0AGHz C Wafer Vendor 1.1 133 8.0 1.25 1.1AGHz D Fab# 1.2 133 8.5 1.25 1.2AGHz E Package Code 1.2 200 - - - Date Code 1.3 133 -- 1.3AGHz YY Year of As- 1.3 200 -- - WW Week of As- 1.4 133 - - 1.4AGHz 1.4 200 - - - 58 Datasheet September 2004 VIA C3-M Processor Datasheet Figure 5-4. C3-M LV Top Marking Diagram C3-M LV Processor TM VIA C3-M - AAAAGHz G (BBB x CC.C) D.DDV S E T HEATSINK/FAN REQUIRED ABCDE - YYWW Table 5-4. C3-M LV Top Marking Specifications Symbol Descriptions S Indicates that M/B jumpers should be implemented to adjust the clock- E Indicates that the Tc spec. of 85℃. T Indicates termination on die. G The part is made of lead-free materials. Part Number Speed Code – core and FSB speed A Wafer Revision A.A 1.0 B Package Method BBB 133 C Wafer Vendor CC.C 7.5 D Fab# D.DD 1.05 E Package Code Description 1.0AGHz Date Code YY Year of Assembly WW Week of Assembly September 2004 Datasheet 59 VIA C3-M Processor Datasheet 60 Datasheet September 2004 VIA C3-M Processor Datasheet SECTION THERMAL SPECIFICATIONS 6.1 INTRODUCTION The VIA C3-M is specified for operation with device case temperatures in the range of 0°C to 85°C. Op- eration outside of this range will result in functional failures and may potentially damage the device. Care must be taken to ensure that the case temperature remains within the specified range at all times dur- ing operation. An effective heat sink with adequate airflow is therefore a requirement during operation. 6.2 TYPICAL ENVIRONMENTS Typical thermal solutions involve three components: a heat sink, an interface material between the heat sink and the package, and a source of airflow. The best thermal solutions rely on the use of all three com- ponents. To the extent that any of these components are not used, the other components must be improved to compensate for such omission. In particular, the use of interface material such as thermal grease, silicone paste, or graphite paper can make a 40°C difference in the case temperature. Likewise, the imposition of airflow is realistically a requirement. 6.3 MEASURING T C The case temperature (T ) should be measured by attaching a thermocouple to the center of the VIA C3- C M package. The heat produced by the processor is very localized so measuring the case temperature any- where else will underestimate the case temperature. The presence of a thermocouple is inherently invasive; effort must be taken to minimize the effect of the measurement. The thermocouple should be attached to the processor through a small hole drilled in the September 2004 Datasheet 61 VIA C3-M Processor Datasheet heat sink. Thermal grease should be used to ensure that the thermocouple makes good contact with the package, but the thermocouple should not come in direct contact with the heat sink. Physical Test Conditions Case temperature measurements should be made in the worst case operating environments. Ideally, sys- tems should be maximally configured, and tested at the worst-case ambient temperature. Test Patterns During normal operation the processor attempts to minimize power consumption. Consequently, normal power consumption is much lower than the maximum power consumption. Thermal testing should be done while running software which causes the processor to operate at its thermal limits. 6.4 MEASURING T J The junction temperature of the die can be measured by using the processor’s on-chip diode. 6.5 ESTIMATING T C The VIA C3-M processor’s case temperature can be estimated based on the general characteristics of the thermal environment. This estimate is not intended as a replacement for actual measurement. Case temperature can be estimated where, T ≡ Ambient Temperature A T ≡ Case Temperature C θ ≡ case-to-ambient thermal resistance CA θ ≡ junction-to-ambient thermal resistance JA θ ≡ junction-to-case thermal resistance () JC P ≡ power consumption (Watts) and, The EBGA with heat spreader has θ =0.9ºC/W. JC T = T + (P * θ ) J C JC T = T – (P * θ ) A J JA T = T – (P * θ ) A C CA θ = θ – θ CA JA JC 62 Datasheet September 2004 VIA C3-M Processor Datasheet SECTION MACHINE SPECIFIC REGISTERS 7.1 GENERAL Table 7-1 and Table 7-2 summarize the VIA C3-M processor machine-specific registers (MSRs). Further description of each MSR follows the table. MSRs are read using the RDMSR instruction and written us- ing the WRMSR instruction. There are four basic groups of MSRs (not necessarily with contiguous addresses). Other than as defined below, a reference to an undefined MSR causes a General Protection exception. 1. Generally these registers can have some utility to low-level programs (like BIOS). Note that some of the MSRs (address 0 to 0x4FF) have no function in the VIA C3-M processor. These MSRs do not cause a GP when used on the VIA C3-M processor; instead, reads to these MSRs return zero, and writes are ignored. Some of these undocumented MSRs may have ill side ef- fects when written to indiscriminately. Do not write to undocumented MSRs. 2. There are some undocumented internal-use MSRs used for low-level hardware testing purposes. At- tempts to read or write these undocumented MSRs cause unpredictable and disastrous results; so don’t use MSRs that are not documented in this datasheet! 3. MSRs used for cache and TLB testing. These use MSR addresses that are not used on compatible processor. These test functions are very low-level and complicated to use. They are not documented in this datasheet but the information will be provided to customers given an appropriate justification MSRs are not reinitialized by the bus INIT interrupt; the setting of MSRs is preserved across INIT. Table 7-1. Category 1 MSRs MSR MSR NAME ECX EDX EAX TYPE NOTES September 2004 Datasheet 63 VIA C3-M Processor Datasheet MSR MSR NAME ECX EDX EAX TYPE NOTES TSC Time Stamp Counter 10h TSC[63:32] TSC[31:0] RW EBL_CR_POWERON EBL_CR_POWERON 2Ah n/a Control bits RW PERFCTR0 Performance counter 0 C1h TSC[39:32] TSC[31:0] RW 1 PERFCTR1 Performance counter 1 C2h 0 Count[31:0] RW BBL_CR_CTL3 L2 Hardware Disabled 11Eh n/a 00800000h RO EVNTSEL0 Event counter 0 select 186h n/a 00470079h RO 1 EVNTSEL1 Event counter 1 select 187h n/a Control bits RW MTRR MTRRphysBase0 200h Control bits Control bits RW MTRR MTRRphysMask0 201h Control bits Control bits RW MTRR MTRRphysBase1 202h Control bits Control bits RW MTRR MTRRphysMask1 203h Control bits Control bits RW MTRR MTRRphysBase2 204h Control bits Control bits RW MTRR MTRRphysMask2 205h Control bits Control bits RW MTRR MTRRphysBase3 206h Control bits Control bits RW MTRR MTRRphysMask3 207h Control bits Control bits RW MTRR MTRRphysBase4 208h Control bits Control bits RW MTRR MTRRphysMask4 209h Control bits Control bits RW MTRR MTRRphysBase5 20Ah Control bits Control bits RW MTRR MTRRphysMask5 20Bh Control bits Control bits RW MTRR MTRRphysBase6 20Ch Control bits Control bits RW MTRR MTRRphysMask6 20Dh Control bits Control bits RW MTRR MTRRphysBase7 20Eh Control bits Control bits RW MTRR MTRRphysMask7 20Fh Control bits Control bits RW MTRR MTRRfix64K_00000 250h Control bits Control bits RW MTRR MTRRfix16K_80000 258h Control bits Control bits RW MTRR MTRRfix16K_A0000 259h Control bits Control bits RW MTRR MTRRfix4K_C0000 268h Control bits Control bits RW MTRR MTRRfix4K_C8000 269h Control bits Control bits RW MTRR MTRRfix4K_D0000 26Ah Control bits Control bits RW MTRR MTRRfix4K_D8000 26Bh Control bits Control bits RW MTRR MTRRfix4K_E0000 26Ch Control bits Control bits RW MTRR MTRRfix4K_E8000 26Dh Control bits Control bits RW MTRR MTRRfix4K_F0000 26Eh Control bits Control bits RW MTRR MTRRfix4K_F8000 26Fh Control bits Control bits RW MTRR MTRRdefType 2FFh Control bits Control bits RW Notes: 1. PERFCTR0 is an alias for the lower 40 bits of the Time Stamp Counter. EVNTSEL0 is a read only MSR that reflects this limitation. 64 Datasheet September 2004 VIA C3-M Processor Datasheet Table 7-2. Category 2 MSRs MSR MSR NAME ECX EDX EAX TYPE NOTES FCR Feature Control Reg 1107h n/a FCR value RW FCR2 Feature Control Reg 2 1108h FCR2_Hi FCR2 value RW 1 FCR3 Feature Control Reg 3 1109h FCR3_Hi FCR3 value WO 1 Notes: 1. FCR2 and FCR3 provide system software with the ability to specify the Vendor ID string returned by the CPUID instruction. 7.2 CATEGORY 1 MSRS 10H: TSC (TIME STAMP COUNTER) VIA C3-M processor has a 64-bit MSR that materializes the Time Stamp Counter (TSC). System incre- ments the TSC once per processor clock. The TSC is incremented even during AutoHalt or StopClock. A WRMSR to the TSC will clear the upper 32 bits of the TSC. 2AH: EBL_CR_POWERON 31:27 27 26 25:22 21:2019:1817:15 14 13 12:0 Res BF4 Low- BF[3:0] Res BSEL Res 1MPOV IOQDepth Reserved '11000 PowerEn (Ignored on write; ' returns 0 on '1' read) 5 1 1 4 2 2 3 1 1 13 IOQDepth: 0 = In Order Queue Depth with up to 8 transactions 1 = 1 transaction 1MPOV: 0 = Power on Reset Vector at 0xFFFFFFF0 (4Gbytes) 1 = Power on Reset Vector at 0x000FFFF0 (1 Mbyte) BSEL: 01 = 133 MHz Bus 10 = 100 MHz Bus September 2004 Datasheet 65 VIA C3-M Processor Datasheet BF[4:0]: Bus Clock Frequency Ratio Table 7-3. Bus Clock Frequency Ratio Clock Multiplier MSR 0x2A [27] MSR 0x2A [25:22] 5.0 0 0000b 16.0 0 0001b Reserved 0 0010b 10.0 0 0011b 5.5 0 0100b Reserved 0 0101b Reserved 0 0110b 9.5 0 0111b 9.0 0 1000b 7.0 0 1001b 8.0 0 1010b 6.0 0 1011b 12.0 0 1100b 7.5 0 1101b 8.5 0 1110b 6.5 0 1111b 9.0 1 0000b 11.0 1 0001b 12.0 1 0010b 10.0 1 0011b 13.5 1 0100b 11.5 1 0101b 12.5 1 0110b 10.5 1 0111b 13.0 1 1000b 15.0 1 1001b 16.0 1 1010b 14.0 1 1011b 12.0 1 1100b 15.5 1 1101b Reserved 1 1110b 14.5 1 1111b LowPowerEn: This bit always set to '1' 66 Datasheet September 2004 VIA C3-M Processor Datasheet C1H-C2H: PERFCTR0 & PERFCTR1 These are events counters 0 and 1. VIA C3-M processor’s PERFCTR0 is an alias for the lower 40 bits of the TSC. 11EH: BBL_CR_CTL3 31:24 23 22:0 Reserved L2_Hdw_Disable Reserved (Ignored on write; ‘1’ returns 0 on read) 8 1 23 The VIA C3-M processor does contain an L2 cache. For compatibility, this read-only MSR indicates to the BIOS or system software that the L2 is disabled even if the L2 is enabled. L2_Hdw_Disable: This bit always set to '1' September 2004 Datasheet 67 VIA C3-M Processor Datasheet 186H: EVNTSEL0 (EVENT COUNTER 0 SELECT) 31:24 23:16 15:9 8:0 Reserved Reserved Reserved CTR0 Event Select = 79h 8 8 7 9 PERFCTR0 is an alias for the lower 40 bits of the Time Stamp Counter. EVNTSEL0 is a read only MSR which reflects this limitation. The CTR0_Event Select field always returns 0x0079, which corresponds to counting of processor clocks. 187H: EVNTSEL1 (EVENT COUNTER 1 SELECT) 31:24 23:16 15:9 8:0 Reserved Reserved Reserved CTR1 Event Select 8 8 7 9 VIA C3-M processor have two MSRs that contain bits defining the behavior of the two hardware event counters: PERFCTR0 and PERFCTR1. The CTR1_Event_Select control field defines which of several possible events is counted. The possible Event Select values for PERFCTR1 are listed in the table below. Note that CTR1_Event_Select is a 9-bit field. The EVNTSEL1 register should be written before PERFCTR1 is written to initialize the counter. The counts are not necessarily perfectly exact; the counters are intended for use over a large number of events and may differ by one or two counts from what might be expected. Most counter events are internal implementation-dependent debug functions, having no meaning to soft- ware. The counters that can have end-user utility are: EVENT DESCRIPTION C0h Instructions executed 1C0h Instructions executed and string iterations 79h Internal clocks (default event for CTR0) 7.3 CATEGORY 2 MSRs 1107H: FCR (FEATURE CONTROL REGISTER) The FCR controls the major optional feature capabilities of the VIA C3-M processor. Table 7-4 contains the bit values for the FCR. The default settings shown for the FCR bits are not necessarily exact. The ac- tual settings can be changed as part of the manufacturing process and thus a particular VIA C3-M processor version can have slightly different default settings than shown here. All reserved bit values of the FCR must be preserved by using a read-modify-write sequence to update the FCR. 68 Datasheet September 2004 VIA C3-M Processor Datasheet Table 7-4. FCR Bit Assignments BIT NAME DESCRIPTION DEFAULT 0 ALTINST Reserved for test & special uses 0 1 ECX8 Enables CPUID reporting CMPXCHG8B 1 2 Reserved 0 3 Reserved 0 4 Reserved 0 5 DSTPCLK Disables supporting STPCLK 0 6 Reserved 0 7 EPGE Enables CR4.PGE and CPUID.PGE (Page Global Enable) 1 8 DL2 Disables L2 Cache 0 9 Reserved 1 10 Reserved 0 11 Reserved 0 12 EBRPRED Enables Branch Prediction 1 13 DIC Disables I-Cache 0 14 DDC Disables D-Cache 0 31:15 0/1 Reserved ALTINST: 0 = Normal x86 instruction execution. 1 = Alternate instruction set execution is enabled (see details below) ECX8: 0 = The CPUID instruction does not report the presence of the CMPXCHG8B instruction (CX8 = 0). The instruction actually exists and operates correctly, however. 1 = The CPUID instruction reports that the CMPXCHG8B instruction is supported (CX8 = 1). DSTPCLK: 0 = STPCLK interrupt properly supported. 1 = Ignores SPCLK interrupt. EPGE: 0 = The processor does not support Page Global Enable and therefore CPUID Feature Flags reports EDX[13]=0; attempts to set CR4.PGE are ignored. 1 = The processor supports Page Global Enable and therefore CPUID Feature Flags re- ports EDX[13]=1; CR4.PGE can be set to 1. DL2: 0 = L2 Cache enabled. 1 = L2 Cache disabled. EBRPRED: 0 = Disables branch prediction function. 1 = Enables branch prediction function. DIC: 0 = Enables use of I-Cache. 1 = Disables use of I-Cache: cache misses are performed as single transfer bus cycles, PCD is de-asserted. This overrides any setting of CR0.CD and CR0.NW. September 2004 Datasheet 69 VIA C3-M Processor Datasheet DDC: 0 = Enables use of D-Cache. 1 = Disables use of D-Cache: same semantics as for DIC except for D-Cache. 1108H: FCR2 (FEATURE CONTROL REGISTER 2) This MSR contains more feature control bits — many of which are undefined. It is important that all re- served bits are preserved by using a read-modify-write sequence to update the MSR. 63:32 Last 4 characters of Alternate Vendor ID string 31:15 14 13:12 11:8 7:4 3:0 Reserved AVS Res Family ID Model ID Res 17 1 2 4 4 4 AVS: 0 = The CPUID instruction vendor ID is “CentaurHauls” 1 = The CPUID instruction returns the alternate Vendor ID. The first 8 characters of the alternate Vendor ID are stored in FCR3 and the last 4 characters in FCR2[63:32]. These 12 characters are undefined after RESET and may be loaded by system software using WRMSR. Family ID: This field will be returned as the family ID field by subsequent uses of the CPUID in- struction Model ID: This field will be returned as the model ID field by subsequent uses of the CPUID in- struction 1109H: FCR (FEATURE CONTROL REGISTER 3) This MSR contains the first 8 characters of the alternate Vendor ID. The alternate Vendor ID is returned by the CPUID instruction when FCR2[AVS] is set to ‘1’. FCR3 is a write-only MSR. 63:32 First 4 characters of Alternate Vendor ID string 31:0 Middle 4 characters of Alternate Vendor ID string 70 Datasheet September 2004